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Abstract 
A sensitivity analysis of AlGaN/GaN HEMT performance on material and 
process variations was performed.  Aluminum mole fraction, barrier thickness, and gate 
length were varied ± 5% over nominal values to determine how sensitive simulated 
device performance was to changes in these 3 parameters.  Simulated data was generated 
with the Synopsys TCAD software suite using a physics-based HEMT model.  To 
validate model performance, simulated data was correlated with experimental data, which 
consisted of wafer epilayer characterization data as well as DC and small-signal RF 
device performance data from 1-26 GHz. 
Trends were observed in the experimental data due to variations in the fabrication 
process.  Epilayer data showed cross-wafer trends in sheet resistance, barrier thickness 
and aluminum mole fraction but did not show any discernable trends in mobility or sheet 
carrier concentration.  Maximum output current was the only measured performance 
metric that showed a strong trend across the wafers.  Data from two different device 
geometries on the same wafers were compared to determine whether performance 
variations across a wafer could be attributed to epilayer variation or device geometry.  
Variation in power and current gain cutoff frequencies was attributed to differences in the 
device geometry whereas variations in maximum output current was correlated to sheet 
resistance and barrier thickness variation. 
Simulated device performance showed varying sensitivities when ± 5% changes 
in aluminum mole fraction, barrier thickness, and gate length were made.   Aluminum 
 xvii 
mole fraction and barrier thickness had a large effect on DC output up to 40%, while the 
gate length only moderately effected DC output by 2-3%.  However, of all 3 parameters, 
changes in aluminum mole fraction and gate length had the greatest effect on the RF 
performance (1-6%) while RF performance was negligibly affected by changes in 
aluminum mole fraction and barrier thickness.  Although varying these three parameters 
affects device performance, variation in these three parameters alone is insufficient to 
accurately account for variations in measured device performance. 
 
 1 
SENSITIVITY ANALYSIS OF ALGAN/GAN  
HIGH ELECTRON MOBILITY TRANSISTORS TO PROCESS VARIATION 
 
Chapter 1.  Introduction 
1.1  Introduction 
lthough solid state electronics have largely replaced vacuum-tube driven 
electronics over the last quarter century there is one area where they still 
consistently fall short.  High-power radio frequency (RF) devices for microwave and 
millimeter-wave applications in large-scale communications and radar systems are still in 
limited supply.  Systems requiring high RF power levels at frequencies above 100 GHz 
along with the ability to operate at high temperatures (greater than 250 °C) are still 
overwhelmingly driven by microwave tubes [1].  Research into solid-state devices that 
can meet these harsh requirements, specifically transistors made using wide bandgap 
materials, is an important area of study right now. 
Wide bandgap semiconductors have several distinct advantages over conventional 
silicon (Si) or gallium arsenide (GaAs) including higher electrical breakdown fields, and 
the ability to sustain stable DC and RF operation at very high temperatures.  There are 
several wide bandgap material systems that are currently the focus of the majority of 
research including silicon carbide (SiC), aluminum nitride (AlN), indium nitride (InN) 
and gallium nitride (GaN).   
The AlGaN/GaN HEMT (High Electron Mobility Transistor) is the most popular 
of the wide bandgap devices being studied right now for many reasons.  The two-
A
 2 
dimensional electron gas (2DEG) that occurs at the AlGaN/GaN heterointerface has a 
high sheet carrier concentration (ns ~ 1013cm-2) as well as high electron mobility                    
(μn~ 1500 cm2/V-s) and high saturation velocity (vs ~ 2 x 107 cm/s) [1].  These 
characteristics allow the HEMT to produce high RF current, which, along with GaN’s 
exceptional critical breakdown field (35 x 105 V/cm) for high voltage operation, results in 
high RF power operation [2]. 
 
Figure 1:  Relationship between material properties and device and system level 
performance for transistors and systems using GaN [2] 
1.2  Motivation 
GaN production is still in its infancy when compared to conventional 
semiconductors like Si and GaAs and is a much more complex process which can make 
repeatability between individual wafers, and even across the same wafer, more difficult 
than with Si.  This often results in variation of key material parameters and geometry 
between devices of the same design.  Variation in these parameters can lead to undesired 
 3 
material properties and unexpected device topologies.  Alloy mole fraction, layer 
thickness, and device geometry are just a few of the parameters that can vary when 
fabricating a device.  What is unknown is how sensitive device performance is to 
variations in these parameters.  Which parameters significantly affect simulated device 
performance?  What trends exist in device performance relative to these interdependent 
material and process parameters?  These are important questions to answer in order to 
determine both how much process variation is tolerable, and where to focus process 
improvement efforts. 
1.3  Problem Statement 
 Process variations during wafer growth and device fabrication can result in non-
uniformity of key device parameters.  This non-uniformity results in non-optimal, 
inconsistent device performance.  A comparison will be made between these parameters 
using both measured and simulated device output data to determine which has the 
greatest impact on device performance.  An assessment will also be made as to whether 
or not variation in the studied parameters is adequate to explain the variation seen in the 
performance of measured devices. 
1.4  Scope and Assumptions 
Given a commercial device manufacturer's baseline structure, material and 
process variability will be mapped to device performance variability.  Technology 
Computer Aided Design (TCAD) device performance data will be correlated to measured 
device performance data.  This correlation will be used to map the variability of these 
 4 
device parameters that can result from the fabrication processes to final measured device 
performance variations. 
This thesis focused on variation of the following three parameters within a range 
of ± 5% from nominal values: 1) aluminum mole fraction (Al%), 2) AlGaN barrier 
thickness (dAlGaN), and 3) gate length (Lg).  These parameters were chosen based on 
several factors.  The available measured data includes these parameters and they are also 
more readily implemented in the extremely complicated Synopsys TCAD simulation 
environment.  Additionally, after discussions with local experts from both AFIT and the 
Air Force Research Laboratory it was decided that these are a good starting place, which 
will leave open possibilities for future researchers. 
This thesis was written under the assumption that the reader has a basic 
understanding of semiconductor physics as well as a basic understanding of S-parameters 
and their meaning, along with how to interpret Smith charts.  
1.5  Thesis Organization 
The next chapter of this thesis covers the background information necessary to 
understand the results of this research.  A discussion of heterostructures, HEMT 
structure, GaN properties, and fabrication processes are included.  There is also a 
literature review included in chapter 2 that covers some of the current research that 
applies to this thesis.  Chapter 3 covers the methodology used to complete the research as 
well as a detailed explanation of the TCAD code used.  The analysis of the results, 
including comparison of measured to simulated data will be discussed in chapter 4.  
Finally, a conclusion and a look at future topics will be discussed in the last chapter. 
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1.6  Chapter Summary 
The purpose of this thesis is to determine the sensitivity of AlGaN/GaN HEMTs 
to variations in the fabrication process.  Specifically Al%, barrier thickness, gate and 
channel dimensions will be varied by ± 5% in a series of Synopsys TCAD simulations 
and the results will be compared to measured data that has been provided by a device 
manufacturer.  Analysis of the data will result in a clearer picture regarding which 
process should undergo improvements as well as which parameters do not significantly 
affect final device performance. 
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Chapter 2. Background 
2.1  Chapter Overview 
The purpose of this chapter is to provide relevant background information 
regarding RF figures of merit, heterostructure and HEMT physics, AlGaN/GaN material 
characteristics, polarization induced sheet charge, as well as information on wafer and 
device processing techniques and difficulties. 
2.2  RF Figures of Merit (FOMs) 
A top level explanation of some key RF FOMs will be useful to understand the 
RF results of the research.  These explanations do not go into great depth but are intended 
to give the reader a solid starting point.  For detailed derivations of these FOMs consult 
the cited references as the derivations are beyond the scope of this thesis. 
2.2.1  Transconductance (gm) 
 Transconductance refers simply to the change in device drain output current for a 
given change in gate input voltage  
 
constantVds
ds
m
gs
Ig
V =
∂= ∂  (1) 
and is given in units of millisiemens (mS).  Transconductance depends on the geometry 
of the device as well as the carrier mobility and threshold voltages [3].  Generally 
increased device width, shortened channel length and a thinner barrier layer will result in 
higher gm with the opposite holding true for lower gm. 
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2.2.2  Current Gain Cutoff Frequency (fT) 
The cutoff frequency is the frequency at which the small-signal current gain is 
unity, or the frequency at which the output current is equal to the input current.  The 
cutoff frequency is highly dependent on gm, gate to channel capacitance (Ci) and Lg as 
shown in [4] 
 
2 (total gate capacitance) 2 ( / )
m s
T
g p i
g vf
L C ZCπ π= = +  (2) 
where vs is the saturation velocity, Z is the gate width and Cp is the parasitic capacitance.  
Generally fT can be improved by using a material with a high vs (AlGaN/GaN), and 
minimizing Lg and the parasitic capacitances [4]. 
2.2.3  Power Gain Cutoff Frequency (fmax) 
Current gain cutoff frequency is mainly used as a measure of physical device 
performance but a more practical measurement of high-frequency performance is the 
power gain cutoff frequency because it is determined not only by the material system but 
also the process technology and device design parameters [2].  This is the frequency at 
which the power gain is unity and is defined as  
 max 4
T
ds in
ff
g R
=  (3) 
where gds is the output conductance and Rin is the input resistance of the intrinsic device 
[2].  The key steps that increase fmax are to minimize gds and the source /gate parasitic 
resistances as well as the gate to drain capacitance (Cgd).  Source and gate resistance 
depend on process technologies but it is common to decrease gate resistance by using 
mushroom or T gate designs.  Cgd can be reduced by increasing the gate to drain spacing 
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(Lgd), which also reduces short channel effects, but unfortunately doing so increases the 
effective Lg of the device.  The optimum value for Lgd is 2.3 times the value of Lg [2]. 
2.3  Heterostructures 
A heterostructure consists of at least 2 layers of different semiconductor materials.  
The interface between the two layers is called a heterojunction.  Each material has a 
different bandgap (Eg) which results in offsets at both the conduction (ΔEC) and valence 
energy bands (ΔEV) as shown in Figure 2.   
 
Figure 2:  Band offsets between wide and narrow bandgap materials[5]. 
ΔEC can also be calculated by 
 1 2( )CE q χ χΔ = −  (4) 
where χ is the electron affinity of each material. The offsets both contribute to the total 
bandgap difference (ΔEg) by 
 Vg CE EΔ = Δ + ΔΕ  (5) 
ΔEg is a key factor in the performance of a heterostructure-based device such as a HEMT 
and generally the higher it is the better [5].  
 When the two materials are brought into contact the energy bands bend until the 
device reaches a state of equilibrium, which is indicated by a flat Fermi level (EF) across 
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the device.  The band bending results in discontinuities in both the conduction and 
valence bands as shown in the energy band diagram in Figure 3. 
 
Figure 3:  Energy band diagram illustrating the band bending that confines the 2DEG 
[5] 
This discontinuity results in the formation of a two-dimensional electron gas 
(2DEG) in the conduction band or a two-dimensional hole gas in the valence band in the 
triangular potential well created on the narrow bandgap (NBG) side of the heterojunction.  
Due to the much higher mobility of electrons over holes, n-channel devices are almost 
universally preferred over p-channel and as such this research focuses on n-channel 
devices which operate using a 2DEG.  The 2DEG is formed because electrons become 
trapped in the potential well which allows movement in only two dimensions parallel to 
the junction.   The 2DEG is exploited in all HEMTs. 
The 2DEG is characterized by its sheet carrier concentration (ns) and the channel 
mobility.  Typically the NBG material is undoped, which results in a much higher 
mobility at low temperatures in the 2DEG channel than in the bulk material due to 
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reduced ionized impurity scattering in the channel.  Typically there is also a spacer layer 
placed between the doped wide bandgap (WBG), or barrier layer, and the undoped 
channel layer.  The spacer is typically the same material as the barrier layer and is 
undoped.  The spacer provides further isolation of the 2DEG carriers from their parent 
donor ions in the barrier layer which enhances channel mobility by reducing the coulomb 
effect (decreased mobility due to scattering in the material) [5]. 
2.4  HEMT Basics 
HEMTs have a unique structure that exploits the high electron concentration and 
high mobility of the 2DEG.  At its most basic, a HEMT consists one layer of (typically n+ 
doped) WBG material on top of one layer of NBG material with a Schottky barrier gate 
contact as shown in Figure 4. 
The Schottky barrier of the gate induces a space charge region (SCR) in the WBG 
material directly beneath the gate.  The heterojunction between the WBG and NBG layers 
induces a second SCR in the WBG material.  Ideally the two SCRs should overlap, fully 
depleting the WBG of all carriers for proper HEMT operation.  All free electrons will be 
in the 2DEG in the undoped channel layer, exploiting the high mobility due to the 
absence of the ionized impurity scattering found in the doped WBG material.  The 
majority of all HEMTs are depletion mode devices. 
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Figure 4:  Layer structure and energy band diagram of the area directly underneath the 
gate of a HEMT (adapted from [5]). 
In the event that the SCRs do not fully overlap there will be two conducting 
channels in the HEMT, one in the highly-doped barrier layer and the other in the undoped 
channel layer.  Both of these channels will contribute to the drain-source current when a 
drain-source voltage (Vds) is applied, which will affect HEMT turn-on operations.  This is 
undesirable because the WBG layer has a much lower mobility due to ionized impurity 
scattering from the doping as well as the naturally lower mobility in the WBG layer. 
Figure 5 illustrates the formation of a conducting channel in the barrier layer as a 
result of non-overlapping SCRs.  This is overcome by applying a negative bias to the gate 
contact to the point that the undesired channel in the barrier is totally depleted of free 
carriers.  As such, it is critical that both the barrier layer thickness and bias conditions are 
properly chosen to ensure complete depletion of the WBG material [5].   
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Figure 5:  Sheet carrier concentration in both the WBG and NBG layers when the SCRs 
do not overlap.  As a negative voltage is applied to the gate the carriers are pushed out of 
the barrier layer [5]. 
As the gate-source voltage (Vgs) becomes more negative, it depletes the 2DEG 
until it reaches a voltage at which point there are no free carriers in the channel and the 
device is pinched off.  ns is constant throughout the channel when Vds = 0.  When Vds is 
applied, current flows through the channel, and the potential throughout the channel (Vx) 
varies as well.  This causes ns to vary linearly between the source and the drain as given 
by  
 ( ) ( )AlGaNs gs th
AlGaN
qn x V V V x
d
ε ⎡ ⎤= − −⎣ ⎦  (6) 
with εAlGaN being the permittivity of the barrier layer and Vth is the threshold voltage.  The 
smallest ns is found at the drain end of the channel with maximum ns found at the source 
end as shown in Figure 6 [5].  
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Figure 6:  Simple model showing all relevant voltages and contacts, adapted from [5]. 
2.5  AlGaN/GaN HEMT Structure 
Figure 7 shows a generic AlGaN/GaN HEMT structure.  The intrinsic AlGaN cap 
layer is used to increase the distance between the surface and the channel which reduces 
the effect of surface potential fluctuations on device performance.  AlGaN is used instead 
of GaN for its wider bandgap which can sustain a higher electric field and provides a 
larger Schottky barrier [6].  Typical Al% values for the cap and barrier layers are between 
0.15 and 0.30 in most non-experimental devices.  An aluminum nitride (AlN) nucleation 
layer is included to control the polarity of the GaN and AlGaN layers as well as to 
overcome the 3% lattice mismatch between the GaN and the SiC (or sapphire) substrate 
[7, 8]. 
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Figure 7:  AlGaN/GaN HEMT structure 
The gate-drain spacing is much larger than the gate-source spacing to increase the 
breakdown voltage between the gate and drain.   This allows the device to operate at 
higher voltages [9].   A mushroom or T gate is normally used to improve the high 
frequency performance of the device.  The shorter dimension of the bottom of the gate 
defines the channel length, which is ideally as short as possible and increases fT and gm of 
the transistor.  Additionally, the larger top portion of the gate reduces the gate resistance 
which improves fmax [9].   
2.6  GaN Material Characteristics 
There are several key material properties that affect the performance of high-
speed, high-power and RF devices.  Critical field, bandgap, saturation velocity, 
electron/hole mobility, and thermal conductivity are a few of the properties of concern 
when choosing a material system for those applications [2]. 
2.6.1  Critical Field 
GaN has a critical field (ࣟc) of 3.5 MV/cm which is five times that of Si or GaAs 
and three times that of AlN[2, 10].  ࣟc determines breakdown voltage (BV) of the device  
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2
2
cBV
qN
ε= E  (7) 
where N is the background (or unintentional) doping level on the semiconductor side of 
the Schottky gate contact near the drain region [2].  If the target BV, is known 
AlGaN/GaN allows for higher doping levels in the device than conventional 
semiconductors, as shown in Figure 8, which in turn allows tighter device dimensions.  
This leads to higher gm, power gain, fT, fmax and lower parasitic resistances.  Lower 
resistance results in higher device efficiency which translates into lower total power 
usage per device [2]. 
 
Figure 8:  Breakdown voltages of various materials with varied doping levels based on 
equation 7.  GaN allows the highest operating voltage of these materials.  AlGaN is 
shown with an Al mole fraction of 0.25.  
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2.6.2  Bandgap 
 GaN has an Eg of 3.4 eV at 300K versus 1.12 and 1.42 for Si and GaAs, 
respectively.  The size of Eg is a determining factor in the upper temperature limit of 
device operation.  The wide Eg of GaN allows it to operate at high temperatures which 
makes it possible to design small, dense devices that can withstand the heat generated 
under bias better than conventional group IV materials [2].  AlGaN Eg varies with Al% 
(x) following [11] 
 ( ) 6.13 (1 )3.42 (1 ) eVgE x x x x x= + − − − . (8) 
The addition of Al increases Eg further as shown in Figure 9.  The Al content is typically 
between 15-30% [5]. 
 
Figure 9: Chart showing how the bandgap changes as a function of Al mole fraction. 
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2.6.3  Saturation Velocity 
Saturation velocity (vsat) is important when working with sub-micron Lg devices 
because they typically operate at high electric fields.  RF performance at very small Lg is 
largely determined by electron velocity [2].  GaN has a vsat of 2 x 107 cm/s, 50% higher 
than that of Si or GaAs.  An associated factor to consider is the electric field at which vsat 
is reached.  GaN saturates at 1.5 x 104 V/cm compared to 8 x 103 V/cm for silicon.  The 
combination of low mobility and high saturation field for GaN will result in a higher 
saturation voltage requirement.  Therefore wide bandgap devices such as GaN operate 
most efficiently (in saturation) at higher drain voltages than conventional semiconductors 
due to the resulting higher knee voltage requirement [2]. 
2.6.4  Electron Mobility 
Electron and hole mobility at 300 K for intrinsic GaN are relatively low at 1000 
and 200 cm2/V-s compared to 1350/6000 and 450/330 cm2/V-s for Si/GaAs, respectively, 
while intrinsic AlN has extremely low mobility at 300 and 14 cm2/V-s [12].  As the Al 
mole-fraction increases in the AlGaN layer, its mobility rapidly drops.  Low mobility 
results in higher parasitic resistances and losses, and lower gain.  As temperature and/or 
doping level rises the mobility decreases even more.  Degradation due to doping is 
overcome by the nature of the 2DEG formed by the AlGaN/GaN heterojunction.  Since 
all of the free carriers are in the undoped GaN channel layer, they are not influenced by 
ionized impurity scattering, which keeps the mobility very close to 1000 cm2/V-s at     
300 K. 
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2.6.5  Thermal Conductivity 
Thermal conductivity describes how well heat that is generated from device 
operation is removed from the material.  Higher temperatures degrade device 
performance by lowering mobility and saturation velocity which causes efficiency to 
drop.  GaN has a thermal conductivity comparable to Si at 1.7 W/cm-K but GaN is 
typically grown on sapphire substrates which have poor thermal conductivity (0.46 
W/cm-K) which is a major limitation for GaN devices leading to intense research to find 
a bulk substrate with suitable thermal properties [2].  SiC has exceptional thermal 
conductivity (4.9 W/cm-K) and is commonly used as a substrate for GaN but it extremely 
expensive.  This topic is covered more extensively in a later section. 
2.7  Polarization Induced Sheet Charge in AlGaN/GaN 2DEG 
Polarization induced charges are the major contributor to the carrier concentration 
in the 2DEG in GaN.  The contribution is so strong in fact that it is common to find 
HEMTs using the AlGaN/GaN system without any barrier layer doping at all.  The 2DEG 
of an undoped AlGaN/GaN HEMT typically has sheet carrier concentrations from 1012 to 
3 × 1013 cm-2.  The derivations and equations in this section are from Ambacher et al’s 
1999 and 2000 publications regarding 2DEG formation resulting at undoped AlGaN/GaN 
heterointerfaces [11, 13] unless otherwise noted.  The reader is encouraged to review 
those papers for a more detailed explanation of this complex topic.  
There are two types of polarization charges that contribute to the total polarization 
of the AlGaN/GaN system: spontaneous and piezoelectric.  Spontaneous polarization 
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(PSP) is the polarization of the material when it is at zero strain and is easily calculated 
using the linearly interpolated formula for AlxGa1-xN 
 2
C( ) ( 0.052 0.029)  
mSP
P x x= − − . (9) 
Piezoelectric polarization is caused by the tensile strain in the pseudomorphic 
AlxGa1-xN layer grown on the relaxed GaN layer.  When AlxGa1-xN is grown on relaxed 
GaN there is a lattice mismatch.  The degree of mismatch is determined by the mole 
fraction of Al found in the AlxGa1-xN barrier layer using the formulas for the interpolated 
lattice constants of AlxGa1-xN a and c given by 
 ( ) ( 0.077 3.189)a x x= − +  Å (10) 
 ( ) ( 0.203 5.189)c x x= − +  Å. (11) 
To calculate the piezoelectric polarization, the interpolated formulas for the 
elastic and piezoelectric constants C and e are required and are given by 
 13( ) (5 103)  GPaC x x= +  (12) 
 33( ) ( 32 405)  GPaC x x= − +  (13) 
 31 2
C( ) ( 0.11 0.49)  
m
e x x= − −  (14) 
 33 2
C( ) (0.73 0.73)  
m
e x x= + . (15) 
The polarization due only to piezoelectric strain PPE is then given by 
 1331 33
33
( ) (0) ( )( ) 2 ( ) ( )
(0) ( )PE
a x a C xP x e x e x
a C x
⎛ ⎞+= −⎜ ⎟⎝ ⎠
. (16) 
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 The total polarization induced sheet charge, shown in Figure 10, is simply the 
sum of the spontaneous and piezoelectric polarizations of the AlGaN layer minus the 
spontaneous polarization of the GaN layer 
 ( ) ( ) ( ) (0)SP PE SPx P x P x Pσ = + − . (17) 
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Figure 10:  Piezoelectric and total polarization induced sheet charge of pseudomorphic 
AlGaN/GaN heterostructure vs. alloy composition 
To find the polarization induced sheet carrier concentration, which is what we 
really care about, we need to calculate the bandgap (using equation (8)), dielectric 
constant (ε), the conduction band offset (ΔEC) and the Fermi energy (EF) with respect to 
the conduction band edge (EC) of the AlxGa1-xN 
 ( ) 0.5 9.5x xε = − +  (18) 
 ( )0.7 ( ) (0)  eVC g gE E x EΔ = −  (19) 
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2/3
2 29( ) ( ) eV
8 8F seffo eff
qE x n x
mm
π π
ε
⎛ ⎞⎜ ⎟= +⎜ ⎟⎝ ⎠
? ?  (20) 
Where meff ≈ 0.22 mo , ħ is a modified Planck’s constant (h/2π), εo is the permittivity of 
free space and ns(x) is  
 [ ]2( ) ( )( ) ( ) ( ) ( )os b F C
AlGaN
x xn x q x E x E x
q d q
σ ε ε φ⎛ ⎞= − + −Δ⎜ ⎟⎝ ⎠  (21) 
where q bφ (x) is the Schottky barrier height for nickel given by 
 ( ) (1.3 0.84) bq x x eVφ = + . (22) 
The equations for ns(x) and EF(x) must be solved simultaneously to reach a 
solution as they are dependent on each other.  Figure 11 shows the maximum ns of the 
2DEG located at the AlGaN/GaN interface.  For a dAlGaN of 30 nm, ns is 0.92, 1.51, and 
2.13×1013 cm-2 for mole fractions of 0.2, 0.3, and 0.4, respectively.  If dAlGaN is decreased 
from 30 to 10 nm at Al% 0.25, ns is lowered from 1.21 to 0.86×1013 cm-2. 
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Figure 11:  Sheet carrier concentration at the AlGaN/GaN interface for different barrier 
layer thicknesses along with varying Al% [11] 
2.8  Metal Organic Chemical Vapor Deposition (MOCVD)  
The two prevalent techniques for growing GaN epiwafers are molecular beam 
epitaxy (MBE) and MOCVD.  Commercially, MOCVD has become the method of choice 
for large scale manufacturing of III-N wafers as it is much more suited to the task of large 
scale manufacturing than MBE [10].  The devices modeled and tested for this thesis were 
all grown using MOCVD.  MOCVD reactors consist of three major components: the gas 
delivery system, reaction chamber, and reactor safety infrastructure (not covered in this 
paper).  A GaN MOCVD reactor system is shown in Figure 12. 
MOCVD is also known by several other names such as organometallic chemical 
vapor deposition (OMCVD), metalorganic vapor phase epitaxy (MOVPE) and 
organometallic vapor phase epitaxy.  The technique originated in 1968 at North 
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American Rockwell and since then has dominated (along with MBE) the research, 
development, and manufacture of compound semiconductor devices.  MOCVD is the 
crystal growth method of choice for a wide array of devices including light emitting 
diodes (LEDs), lasers, heterostructure bipolar transistors (HBTs), photodetectors and 
solar cells along with many other devices [14].  Most MOCVD growth of III-N 
semiconductors involves the use of hydride and alkyl sources.  
 
Figure 12:  GaN MOCVD Reactor System [15]  
2.8.1  Reaction Equations 
The growth of AlGaN and GaN is accomplished by mixing the vapors of the 
different constituents in the appropriate ratio to form the desired material composition.  
The basic reaction that results in the growth of GaN during the MOCVD process is 
 3 3 3 4( ) ( ) 3CH Ga NH GaN CH+ → +  (23) 
where (CH3)3Ga is trimethylgallium (TMG), (NH3) is ammonia and (CH4) is methane 
[14].  Similarly the basic reaction that results in the creation of AlGaN during the 
MOCVD process is  
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 3 3 3 3 3 4( ) (1 )( ) 3x CH Al x CH Ga NH AlGaN CH+ − + → +  (24) 
where x is the mole fraction of aluminum and (CH3)3Al is trimethylaluminum (TMA).  
Typically the organometallic constituents (TMG and TMA) are sent to the heated 
substrate in the reaction chamber by passing a carrier gas (usually H2) over or through the 
constituents contained in a constant temperature bubbler [14]. 
2.8.2  Reactor Gas Delivery Systems 
A basic schematic diagram of an MOCVD reactor delivery gas panel is shown in 
Figure 13.  The reactor gas delivery system, or gas panel, consists of a network of 
stainless steel tubing, automatic valves and electronic mass flow controllers (MFC).  
There are separate control systems for each constituent source.  The ammonia delivery 
system simply consists of a few valves and a MFC due to the fact that it is normally 
provided as dilute high-pressure gas in portable gas cylinders [14].   
The Al and Ga delivery modules are more complicated and they consist of high 
vapor-pressure source materials contained in stainless steel bubblers which are held in a 
refrigerated bath that maintains a stable vapor pressure over the liquid or solid source.  
The carrier gas is pushed through the bubbler where it picks up the TMG/TMA and 
delivers the material to the reaction chamber for deposition.  Small variations in the 
carrier gas flow can significantly change the source delivery rate (typically on the order 
of tens or hundreds of cm3/min.  Therefore the gas delivery systems must not succumb to 
transients that can arise from switching or dead space.  As long as a fixed relationship is 
maintained between overall pressures throughout the system, transients will be 
minimized, allowing the source flow to be properly controlled [14].  
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Figure 13:  Schematic diagram of a typical MOCVD reactor delivery system gas panel 
including both hydride and alkyl delivery modules and the vent/valve configurations [14] 
2.8.3  Reaction Chamber 
The reaction chamber is where the source gases are combined as well as where 
the substrate wafers are found.  The wafers are arranged on a showerhead susceptor, an 
example of which is shown in Figure 14.  The susceptor heats the substrate to between 
1000 – 1100 °C [16] which causes the constituents to undergo pyrolysis.  Temperatures 
in excess of 800 °C are required in order to obtain single crystalline high-quality GaN 
films.  GaN films with the best electrical and optical properties are grown at 1050 °C.  
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Figure 14:  Planetary showerhead susceptor in an industrial reaction chamber [17] 
Substrate temperatures over 1100 °C will begin to cause voids in the GaN layer so 
it is very important to perfectly control the temperature within this fairly tight range [18].  
The high growth temperatures are one of the restricting factors when choosing a 
substrate.  The high temperatures have both positive and negative effects on the resulting 
crystal quality.  High temperatures result in higher surface mobility of atoms and higher 
quality film growth as well.  Unfortunately, post growth cooling introduces more strain 
resulting in more structural defects [18].   
A simplified schematic of a commercial vertical reaction chamber is shown in 
Figure 15.  The constituents are brought into the reactor and combined in the mixing 
chamber.  The gas is then sent through a diffuser to force a uniform gas flow against the 
susceptor.  The susceptor’s rotation (and in the case of the planetary susceptor each wafer 
rotates within the susceptor which is also rotating) together with the multi-stage heater 
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block allows the system to control the temperature gradient across the susceptor for 
improved uniformity.   
 
Figure 15:  Simple schematic diagram of a commercial vertical reaction chamber [14] 
2.9  GaN Growth Rate 
 The growth rate of III-N materials has 3 distinct temperature regimes as shown in 
Figure 16.  The absolute growth rate depends on too many process specific variables and 
parameters to quantify so the scale used in Figure 16 is arbitrary and shows the three 
regimes relative to each other [14].  The reaction rate limited regime, found at the lower 
end of the temperature scale, is limited by the reaction rate of the constituents.  Alkyl 
pyrolysis efficiency is fairly steep so the reaction rate limited regime should only cover a 
small temperature range [14]. 
Once the temperature reaches the third regime there are parasitic effects occurring 
in the reactor.  Specifically the temperature of the gas above the substrate gets high 
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enough to cause gas pyrolysis of the constituents to occur [14].  This will result in 
undesired solid particulate “snowing” onto the substrate.  
 
Figure 16:  Growth rate as a function of temperature showing the three distinct regimes 
for GaN MOCVD growth [19] 
The regime of primary interest though is the mass transport limited regime.  This 
is the temperature range at which most MOCVD processes occur because the rate of 
growth is controlled by the input rate of the source gases, which can be controlled by the 
operating technician, rather than the substrate temperature. 
Under mass transport limited conditions the following assumptions are made: 
Ga/Al incorporation is solely dependent on the amount of constituent fed into the reactor 
cell; Ga/Al precursor molecules are completely decomposed;  and ammonia vapor is 
supplied in excess (ranging from 1300 to 6000 times the amount of Ga/Al constituent 
[19]) and does not impact the overall growth rate of the alloy.  Ultimately, under these 
assumptions, AlGaN/GaN composition and growth rate depends, to a good first 
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approximation, on the amount of  (CH3)3Ga and (CH3)3Al source vapor fed into the 
reactor [20].   
2.10  Difficulties Working with GaN 
When AlGaN/GaN HEMTs were introduced they attracted much attention 
because of the high performance possibilities of GaN such as high-bandgap, fairly high 
electron mobility and high saturation velocity.  These properties fueled a research frenzy 
trying to exploit GaN to its fullest, specifically its use in high power amplifiers operating 
at GHz or higher frequencies.  Unfortunately, there were, and still are, fabrication 
difficulties that need to be overcome to exploit this technology to its fullest on a mass-
market scale. 
2.10.1  Lack of Bulk Substrates 
 One of the primary shortcomings of GaN is its lack of a readily available, lattice 
matched, substrate [2].  When AlGaN/GaN HEMTs were first introduced, they were 
grown on sapphire substrates.  The downsides to using sapphire are its very low thermal 
conductivity compared to GaN (0.46 W/K-cm to 1.7 W/K-cm respectively [2]) and its 
very large lattice mismatch (13 - 16%) to GaN [2, 21].  The poor thermal conductivity of 
sapphire makes it more difficult to take advantage of the high temperature operation 
under which GaN should excel.  The large lattice mismatch results in a large number of 
dislocations in the bulk which limits the performance of the device.  To overcome this 
large mismatch a nucleation layer (typically AlN or AlGaN) is grown first on the 
substrate.  This controls the polarity of the GaN and AlGaN layers and allows a 
monocrystalline growth of the AlGaN/GaN layers in spite of the significant lattice 
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mismatch [7].  Ga-face polarity ensure that a 2DEG is formed at the AlGaN/GaN 
interface where as N-face polarity will result in a 2DHG in this configuration [11]. 
 The substrate of choice today is SiC, but its disadvantages are that it’s not readily 
available in mass quantities and is extremely expensive - up to $5K for a single 3” wafer 
according to one manufacturer.  It is not lattice matched to GaN (3% mismatch [8]) so a 
nucleation layer is still required for the same reasons as for sapphire.  In addition to SiC’s 
better lattice match to GaN  it also has a thermal conductivity over 10 times higher than 
sapphire [2].  As shown in Figure 17, SiC wafer diameters are increasing at a very fast 
rate which raises hopes that per device cost will be reduced as wafer sizes increase.  
Some believe that SiC wafer manufacturers are waiting for the market to develop before 
they push larger SiC wafers on to the industry due to the large amount of existing 
fabrication equipment that would need to be redeveloped to accommodate the larger sized 
wafers [22]. 
 
Figure 17:  The increase in wafer diameter as a function of time, demonstrated for R&D 
GaAs, Si and SiC wafers. SiC wafers have gone from 25 to 100 mm in about half the time 
it took GaAs or Si to make the same increase [22] 
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 Other technologies are being developed by researchers looking for affordable but 
effective substrate alternatives for GaN.  Zinc oxide (ZnO) (Figure 18) is interesting for 
its low lattice mismatch to GaN of 2%.  The downside is that current literature suggests 
that it is difficult or even impossible to grow high-quality GaN on ZnO [22]. 
 
Figure 18:  ZnO boules and wafers. ZnO is being developed as a material suitable for 
GaN epitaxy [22]. 
Silicon is also being investigated as a possible substrate material due to its low 
cost (10% the cost of sapphire), compatibility with current silicon processing tools and 
using silicon allows the possibility of monolithic integration with silicon electronics [23].  
Silicon’s properties make it much harder on which to grow GaN than on sapphire or SiC 
though.  The lattice mismatch to GaN is 17% and thermal expansion coefficients are 
much different (100% difference [22]).  These characteristics cause the GaN layers to 
crack when they are grown over 1μm in thickness. 
2.10.2  Other GaN Growth Challenges 
There are other challenges growing GaN besides the lack of a lattice-matched 
substrate to contend with.  One of the main challenges is overcoming the high nitrogen 
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(N2) vapor pressures required during growth.  A certain minimum N2 pressure must be 
maintained in the vapor in order to produce a GaN solid with no other condensed phases 
[16].  If the pressure is too low, a Ga-rich liquid is created along with the GaN solid.   
Also, because of the high Ga-N bond strength very high temperatures are required 
to grow high-quality material.  The need for the high growth temperatures required for 
quality crystal growth and the low growth temperatures needed to keep the N from 
leaving the solid is perhaps the top obstacle overcome in growing bulk GaN material 
[16].  The combination of high growth temperatures and high nitrogen volatility results in 
high concentrations of N vacancies in the GaN (as high as 1019 cm-3 [16]).  These 
vacancies act as unwanted electron donor centers in the intrinsic GaN which must be 
considered when designing any device from that material. 
2.11  Current Research 
Sood et al. [24] understood the characterization of undoped AlGaN/GaN epitaxial 
layers grown by MOCVD on SiC substrates for RF applications.  This paper is valuable 
because the majority of the research currently done on GaN devices is regarding electro-
optical performance.  In this paper they demonstrate that the key to high quality HEMT 
structures is the ability to grow uniform AlGaN layers.  Two sets of samples were grown: 
one using standard MOCVD processing and one using optimized MOCVD processing 
techniques.  The sheet resistance was mapped on representative wafers from each reactor 
run as shown in Figure 19. 
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Figure 19:  Sheet resistance maps of (a) the initial HEMT wafer and (b) optimized HEMT 
wafer.  Both wafers have identical structures with 27% Al% [24] 
The variation of Al% in the first wafer was over 2% and followed the variation of 
in sheet resistance.  Sood found that the variation in Al% decreased by a large margin 
with increasing ammonia flow, from 2.3% at a flow rate of 2 slm to 0.9% at a flow rate of 
10.5 slm as shown in Figure 20.   
 
Figure 20:  Al% at five points across a 2" wafer from two AlGaN samples grown with 
different ammonia flow rates [24] 
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Decreasing the growth temperature and increasing the AlGaN growth rate were 
found to improve compositional uniformity as well as shown in Figure 21 [24].  
Increasing the growth rate is as simple as increasing the ammonia flow rate. 
 
Figure 21:  Standard deviation in AlGaN composition across a 2" wafer as a function of 
growth rate (left) and as a function of growth temperature (right) [24] 
There is an engineering tradeoff to be made in deciding the growth temperature.  
Because the HEMT structures are undoped, the relationship between sheet resistance (Rs) 
and ns is given by [24] 
 1s
s
R
q nμ= . (25) 
For a fixed device structure Sood found that using higher growth temperatures resulted in 
lower sheet resistance, which is caused by higher ns, but increasing growth temperatures 
also caused decreased wafer uniformity which results in devices with a wider variety of 
performance across a single wafer.  The solution to this issue was to increase the 
ammonia flow rate.  Figure 22 shows the effect increasing the ammonia flow rate has on 
the overall sheet resistance of the wafer. 
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Figure 22:  Overall sheet resistance of two sets of HEMT wafers as a function of NH3 
flow. One set uses an AlGaN growth temperature of 1130° C, the other 1190° C [24]. 
Miyoshi et al [25] demonstrated that even though higher Al% can provide higher 
ns values there is a tradeoff of decreased 2DEG mobility (Figure 23) due to degraded 
barrier/channel interface quality caused by dislocations from the increasing strain in the 
AlGaN. 
Faraclas et al [26] completed a study in 2004 on the dependence of RF 
performance of AlGaN/GaN HEMTs on barrier layer thickness variation.  Specifically he 
tracked the dependence of fT and fmax on Al% and barrier thickness. The determination of 
the microwave parameters was accomplished by self-consistently solving Schrodinger’s 
and Poisson’s equations to calculate the dependence of the 2DEG on changes in the 
AlGaN barrier composition and thickness.   
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Figure 23:  (a) 2DEG density and (b) mobility of different Al% AlGaN/GaN structures 
measured at room temperature and 77 K [25]. 
In Figure 24 Faraclas shows the effect that changing the barrier layer thickness 
has on the 2DEG concentration.  It is shown that with increasing barrier thickness the 
slope of ns as a function of the gate bias decreases.  That slope is proportional to the 
device transconductance which decreases as barrier thickness increases[26].   
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Figure 24:  Variation of the 2DEG concentration as a function of normalized gate bias 
with barrier layer thickness (d) as a parameter and the Al% is 0.3 [26] 
He shows the variation of fT as a function of the thickness of the barrier layer in 
Figure 25 by implementing a physics-based model that uses both operating temperature 
and mole fraction as parameters.  fT is calculated using equation (2) .  It is seen that for 
Al% of 0.2, fT increases with barrier thickness and saturates around 250 Å.  Al% of 0.3 
causes fT to reach a maximum around 200 Å.  As mentioned earlier, for a given gate and 
drain bias, gm decreases with increasing barrier thickness but at the same time the higher 
thickness creates a larger separation between the gate and the channel which decreases 
that gate to source capacitance (Cgs) resulting in an initially increasing fT.  This leaves the 
engineer the decision of which tradeoffs are acceptable since the barrier layer can’t be 
thicker than the critical thickness for a given Al% without relaxing the AlGaN and 
destroying device performance. However, Cgs is also dependent on the average distance 
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to the 2DEG peak from the metallurgical junction which increases as ns decreases as 
shown in Figure 26 [26].  As the peak moves closer to the gate, Cgs increases which 
increases the total gate capacitance causing fT to decrease as per equation (2).  
 
 
Figure 25:  Cutoff frequency as a function of barrier thickness and temperature [26] 
     
Figure 26:  Average distance of the 2DEG peak from the heterointerface, Xav, as a 
function of ns for Al mole fractions of 0.2 and 0.3 [26] 
 39 
Faraclas’ research demonstrated that there is a strong connection between 
AlGaN/GaN HEMT performance and the barrier thickness and Al% parameters.  He 
showed that gm decreases more rapidly for higher Al% while Cgs decreases more slowly 
resulting in a reduced fT.  Finally, he determined that fT and, in turn, fmax, are both weakly 
temperature dependent for this material system which is one reason that GaN is so useful 
for high temperature applications [26].  
2.12  Chapter Summary 
 This chapter provided background information on the basics of heterostructures 
and, HEMT device operation.  It also covered a basic AlGaN/GaN HEMT structure 
similar to the ones that were used as the basis for this thesis.  Next, the basic properties of 
GaN, as well as what makes it a desirable material to work with were covered.  The 
effects of both piezo and spontaneous polarizations were thoroughly covered because 
polarization provides the carriers in an undoped HEMT and the density of carriers is 
dependent on both Al% and barrier thickness.  The MOCVD process was also explained 
due to the fact that that is where much of the process variation will occur when 
fabricating GaN devices.  Finally some current, applicable research was discussed 
including the impact of mole fraction and barrier thickness variation on the values of fT  
as well as fmax through its dependence on fT.. 
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Chapter 3.  Methodology 
3.1  Chapter Overview 
This chapter discusses the methodology used for completion of this thesis.  The 
different types of data used for the analysis as well as where it is acquired from and how 
it was obtained will be covered.  Three sources of data were used in this research: 1) 
epilayer characterization data provided by AFRL, 2) DC and RF characterization data 
collected in the AFRL sensors clean room, and 3) TCAD simulation data generated at 
AFIT. 
3.2  Nominal Wafer Description 
Three 3” wafers were provided by AFRL for this research project.  Each wafer 
was processed using the same growth and device fabrication techniques for the reasons 
explained in chapter 2.  SiC was used as the substrate on which an AlN interfacial layer 
was grown in order to overcome the 3% lattice mismatch between the SiC and GaN 
layers.  An undoped GaN buffer layer followed by a AlGaN barrier layer with 25% 
concentration of Al were grown on the Al nucleation layer with a GaN cap layer on top 
of the AlGaN barrier layer.  There are several different options available when deciding 
on a cap layer.  It is common to see doped or undoped AlGaN and doped or undoped 
GaN caps for various reasons.  The manufacturer of these devices chose to use an 
undoped GaN cap layer for reasons that are proprietary.  Finally, the nominal device has 
a 0.5μm Lg. 
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3.2.1  Epilayer Characterization Data 
Information on the fabrication process and the characteristics of the epilayer 
structure of the HEMTs is essential in order to assess the sensitivity of device 
performance due to variation of material parameters.  AFRL provided complete epilayer 
characteristics for each of the three wafers.  Figures 28-30 show the device layout for 
each wafer.  Empty sites do not have viable devices in them.  The horizontal and vertical 
numbering on both sides of the wafer correspond to the coordinate system used to specify 
individual cells, with (0,0) being the cell at the center of the wafer, (-3,-3) being the lower 
left cell and (3,3) being the upper right cell.  Each cell contains a large number of 
different experimental device layouts with only a single HEMT structure per cell 
considered in this thesis (shown in Figure 27). 
     
Figure 27:  An image of a single cell with extraneous devices blurred out.  The device of 
interest is circled in red with the co-planar pad layout shown on the right. 
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Figure 28:  Wafer #1 
 
Figure 29:  Wafer #2 
 
Figure 30:  Wafer #3 
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The material and layer characteristics provided for each wafer were collected at 
AFRL.  The details of the measurement and data collection processes were not available 
at the time of this writing but the key parameters pertaining to this research were 
provided for 3 device locations on each wafer.  Specifically the Al% and the AlGaN 
barrier thickness were provided for devices at locations (0,-3), (0,0) and (0,3) on all three 
wafers.  These values are summarized in Table 1. 
Table 1:  AFRL provided epilayer data 
Wafer 
Number 
Aluminum 
Mole Fraction (%) 
AlGaN Barrier 
Thickness (Å) 
Wafer 1  
    Site:  (0 , 3) 
             (0 , 0) 
             (0 ,-3) 
 
25.82 
25.53 
25.99 
 
241.48 
240.97 
236.11 
Wafer 2  
    Site:  (0 , 3) 
             (0 , 0) 
             (0 ,-3) 
 
25.44 
25.60 
26.54 
 
247.43 
248.35 
240.70 
Wafer 3  
    Site:  (0 , 3) 
             (0 , 0) 
             (0 ,-3) 
 
24.75 
25.32 
25.32 
 
245.14 
243.83 
239.23 
 
3.2.2  DC and RF Characterization 
DC and RF characterization was conducted in the AFRL sensors directorate 
(AFRL/RYDD) clean room.  The cadre of experienced technicians and engineers who 
operate the characterization equipment handled the setup and execution of the 
characterization process with my limited involvement.  The lead engineer during 
characterization was 1Lt Derrick Langley and the procedures detailed in chapter 4 of his 
thesis, titled “AlGaN/GaN HEMT Topology Investigation Using Measured Data and 
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Device Modeling” [27], were followed and this section draws heavily from that 
document.  
The 3 wafers used for this research were tested at DC to collect families of I-V 
curves and gm curves.  They were also tested at RF to collect S-parameters S11, S22, S12 
and S21.  Both the DC and RF testing were completed on a Cascade Microtech 12000 
Characterization Probing system very similar to the one shown in Figure 31 along with an 
HP 8510C network analyzer and an HP 4142 DC parameter extraction system.  The 
process of collecting data is entirely automated including reticle alignment and probe 
manipulation.  Normal, AFRL developed, start-up and calibration procedures were 
followed for all tests.   
DC and RF data was collected at each of the active device sites shown in Figures 
23-25.  I-V curves were collected from Vg = 1V to Vg = -5V in 1V intervals while 
sweeping Vds between 0V and 28V, which are the designed operating range of these 
devices.  gm testing was accomplished by keeping Vds at 28V and ramping Vg from -5V to 
1V and back down to -5V.  This generated I-V curves that were differentiated within the 
HP 4142 to create the gm curve for each device.  Finally, S-parameters were collected by 
first determining the Vg that produced the maximum transconductance for each device 
and then conducting small signal analysis using the HP 8510C over the frequency range 
of 1 to 26 GHz with Vds at 10V.  Data is output from the Cascade system in standard 
spreadsheet format for manipulation in any data analysis package. 
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Figure 31:  Cascade Microtech characterization probe station.[28] 
3.3  TCAD Simulations 
3.3.1  TCAD Operation Overview 
This section borrows liberally from the Synopsys TCAD user’s guides.  The 
reader can refer to the user’s guides for more detailed explanations of the code contained 
herein.   
TCAD uses computers for simulating semiconductor processing and device 
operation to solve fundamental, physical partial differential equations, such as diffusion 
and transport equations that model the charge carrier physics in the HEMT.  This 
physics-based approach is what gives TCAD simulations their predictive accuracy.  This 
accuracy allows us to substitute TCAD computer simulations for costly and time-
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consuming test wafer runs when developing and characterizing novel devices or 
structures [29]. 
TCAD simulations can be thought of as virtual measurements of the electrical 
behavior of a semiconductor device, such as a transistor or diode.  The device is 
represented as a meshed finite-element structure.  Each node of the device has properties 
associated with it, such as material type and doping concentration.  For each node, the 
carrier concentration, current densities, electric field, generation and recombination rates, 
and so on are computed [29]. 
Electrodes are represented as areas on which boundary conditions, such as applied 
voltages, are imposed.  The device simulator solves the Poisson equation  
 ( )D A trapq p n N Nε φ ρ∇ ⋅ ∇ = − − + − −  (26) 
where p and n are the hole and electron densities respectively, ND and NA are the 
concentrations of ionized donors and acceptors respectively and ρtrap is the charge density 
contributed by traps and fixed charges. TCAD also solves the electron and hole 
continuity equations 
 n net
nJ qR q
t
δ
δ∇ ⋅ = +  (27) 
 p net
pJ qR q
t
δ
δ−∇⋅ = +  (28) 
where Rnet is the net electron/hole recombination rate and Jn and Jp are the electron and 
hole current densities, respectively.  All of the simulations for this research used the drift-
diffusion model where the current densities are given by 
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 n n nJ nqμ= − ∇Φ  (29) 
 p p pJ pqμ= − ∇Φ  (30) 
where μn and μp are the electron and hole mobilities and Фn and Фp are the electron and 
hole quasi-Fermi levels respectively.  After solving these equations, the resulting 
electrical currents and voltages at the contacts are extracted and used to generate the 
desired high frequency and DC operation data [29]. 
The software suite consists of many different modules that are used in different 
situations to simulate everything ranging from epilayer growth to radiation strikes on 
finished devices.  For this thesis only 4 modules are used: 1) Sentaurus Workbench 
(SWB) 2) Sentaurus Structure Editor (SE) 3) Sentaurus Device (SDE) and 4) Inspect / 
Tecplot.   
SWB is the primary graphical front end that integrates all TCAD tools into a 
single environment.  The graphical user interface was used to design, organize, and run 
all of the simulations for this research.  SWB automatically manages the information flow 
from one tool to another.  This includes preprocessing of user input files, setting up and 
executing tool instances, and visualizing the results.  The process flow used for the 
TCAD simulations in this thesis are shown in Figure 32. 
 
Figure 32:  TCAD process flow used for this thesis. SE and SDE files are compiled in 
SWB and the output data is extracted from Inspect and/or Tecplot. 
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3.3.2  HEMT Model 
 The device model was constructed in SE using code that was provided by AFRL 
[30].  The provided code was modified to allow for variation of the parameters of interest 
in this research: Al%, dAlGaN and Lg via the SWB interface.  The 2D-structural model is 
shown in Figure 33  The actual compiled TCAD model can’t be shown here due to the 
structures proprietary nature. 
 
Figure 33:  HEMT model used in TCAD simulations as displayed in Tecplot. 
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The AFRL code is proprietary and cannot be included in this paper in its entirety.  
The code is broken down into several smaller sections that describe the device as a 
whole.  The SE code includes the interpolated equations for the elastic and piezo 
constants, equations (6) – (9).  Strain is also calculated and integrated into the model 
here.  There are small thermodes buried inside the model (not visible in Figure 33) to 
allow the simulation to properly implement temperature effects within the device. 
TCAD functions much like any finite element analysis software in that it uses 
coarse meshes in the areas of least interest and fine meshes in areas of high interest 
within the device.  For this device, the main areas of interest are in and near the channel 
between the source and the drain contacts; particularly beneath the gate.  Figure 34 shows 
the meshing used for this device.  The channel has a very fine refined mesh throughout 
because most of the device operation of interest occurs there.  As you move away from 
the channel the mesh becomes coarse such as in the bulk GaN and in the SiN passivation 
layer.  The targeted meshing allows the simulation to run much faster than if there were a 
uniform fine mesh across the entire structure.  The layout of the mesh was developed by 
engineers within AFRL/RYDD and cannot be shown in its entirety here.  
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Figure 34:   HEMT mesh plot as shown in Tecplot.  The high interest area has a very 
tight mesh in the channel between the source and drain.  The low interest area has a very 
coarse mesh.  Targeted meshing greatly speeds up the simulation. 
3.3.3  Sentaurus Device Simulation Files 
Once the structure was defined in SE the next step was to develop the SDE code 
needed to simulate DC and RF simulations.  Discussion with other experts in this field 
determined that 3 primary simulations would be required to determine the DC and RF 
performance of these devices: 1) DC I-V curves, 2) S-parameters and 3) 
transconductance curves.   
A typical SDE script consists of the following sections: 1) file, 2) electrode/ 
thermode, 3) physics, 4) plot, 5) math and 6) solve.  The file, electrode/ thermode, 
physics, and plot sections are the same for all 3 primary simulations.  The file section is 
simply a book-keeping step that keeps track of all of the files during the simulation.  The 
remaining 5 sections of the SDE script will now be discussed. 
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Electrode and Thermode Blocks 
The electrode and thermode sections define all of the contacts for SDE to use in 
its simulation and are the same for all 3 simulation configurations as shown in Code 
Excerpt 1.  They correspond to the contacts that were defined in the SE file described 
above.  Each electrode has an initial condition set for the voltage, which is “0.0” in all 
cases as well as a series resistance of 800 Ω.  The gate contact is defined differently than 
the source or drain contacts due to the fact that the gate is a Schottky contact. 
Electrode { 
 { Name="source" Voltage=0.0 Resistor = 800} 
 { Name="Gate"   Voltage=0.0 Schottky Workfunction =  
      @<3.94 +0.02725*MOLE_FRAC-0.75*MOLE_FRAC*MOLE_FRAC>@ } 
 { Name="drain"  Voltage=0.0 Resistor = 800} 
} 
Code Excerpt 1:  Electrode definitions.  
Physics Block 
The physics section is quite complicated and was entirely developed by AFRL.  
The decision to use certain settings over others was made long before this research topic 
was started.  This section has two primary areas: 1) global physics and 2) region or 
interface physics.  The global physics, as expected, are implemented device-wide, while 
the region and interface physics impact only those regions and interfaces for which they 
are specified.  This will briefly explain how each line effects the overall simulation, 
though the physics section of the code is proprietary to AFRL and as such it cannot be 
included in its entirety in this document but several excerpts are included.  Any requests 
for the complete TCAD code, parameter files, and structure files described herein should 
be directed to AFRL/RYDD. 
 52 
 The global and region specific physics sections are the same for all 3 key 
simulation configurations.  The code is outlined as shown in Code Excerpt 2.  There are 
two modes available when incorporating piezoelectric effects into the simulation: 
stress and strain.  The strain mode captures the effect of the interface charge 
due to the strain in the vertical component of the polarization vector at material 
interfaces.  The stress mode is more robust and computes the full polarization vector 
without simplifying assumptions and is used in this research [31].  The Fermi command 
overrides the default use of Boltzmann statistics for determining carrier densities and 
implements the use of Fermi-Dirac statistics to calculate carrier distributions.   
Including the Thermodynamic and Temperature commands in this section 
is critical for accurate simulation of self-heating effects.  AnalyticTEP uses analytical 
expressions (found on page 429 of [31]) to calculate the thermoelectric power (TEP) for 
electrons and holes instead of pulling from the default table of experimental values for 
TEP for silicon that is included with Synopsys TCAD.  The Effective-
IntrinsicDensity is determined without regard to bandgap narrowing due to 
doping, carrier concentration and temperature.  Highfieldsaturation accounts for 
the carrier velocity saturation that occurs due to high electric fields, and 
DopingDependence (Arora) specifies the model used for doping dependent 
mobility calculations [31]. 
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Physics { 
 Piezoelectric_Polarization (stress) 
 Fermi 
 Thermodynamic 
 AnalyticTEP 
 EffectiveIntrinsicDensity ( Nobandgapnarrowing ) 
 Temperature 
 Highfieldsaturation  
 DopingDependence (Arora)} 
Code Excerpt 2: Global physics block [30] 
There are additional physics defined for several specific regions and their 
interfaces (shown in Code Excerpt 3).  Particularly donor and acceptor traps at region 
interfaces and their associated energy levels are included.  Also, Al%-dependent charge 
concentration expressions are defined in the physics section specific to the interface 
between the barrier/buffer and the cap/barrier layers.  These expressions are proprietary 
and are not included in this document.   
Physics (RegionInterface = "Nitride/GaN_Cap"){ 
 Traps (( Acceptor Level Conc = PROPRIETARY) 
       ( Donor Level Conc = PROPRIETARY))} 
 
Physics (RegionInterface = "GaN_Cap/intrinsic-AlGaN_Barrier"){ 
 Charge ( Uniform Conc = PROPRIETARY)} 
 
Physics (Region = "intrinsic-GaN_Buffer"){ 
   Traps ( Acceptor Level Conc = PROPRIETARY) 
      ( Donor Level Conc = PROPRIETARY)} 
 
Physics (Region = "GaN_w_Charge_Model"){ 
  Traps ( Acceptor Level Conc = PROPRIETARY)} 
       ( Donor Level Conc = PROPRIETARY) 
 
Physics ( RegionInterface = "i-AlGaN_Barrier/AlGaN_w_Charge_Model " ) { 
    Charge ( Uniform Conc = @<(PROPRIETARY)>@ )} 
 
Physics ( RegionInterface = "AlGaN_w_Charge_Model/GaN_w_Charge_Model"){ 
    Charge ( Uniform Conc = @<0.93*(PROPRIETARY)>@ )} 
 
Code Excerpt 3:  Physics block with proprietary values removed from the code. 
 54 
Math Block 
SDE iteratively solves the partial differential device equations self-consistently at 
each point of the mesh that is formed in SE.  During each iteration, the error is calculated 
while SDE tries to converge on a solution that reaches the lower threshold of error set by 
the user.  The math block (shown in Code Excerpt 4) contains the mathematical 
constraints for the numeric solver [31].   
Extrapolate obtains the initial guess for a given step by extrapolation from 
the solutions of the previous two steps if they exist.  Digits specifies the relative error 
threshold between solutions such that error threshold = 10-Digits.  Notdamped specifies 
the number of iterations over which the error is allowed to increase.  Iterations sets 
the maximum number of iterations allowed for each bias step before a solution is 
reached.  If the solver doesn’t reach a solution within the error threshold it will 
automatically reduce the size of the bias step and begin a new iterative solution until it 
reaches the error threshold or the minimum bias step size defined in the Solve block.  
Notdamped is typically higher than Iterations so that the simulation can continue 
even though the error is increasing [31]. 
 RelErrControl prevents error control from using internal error parameters 
instead of the more physically meaningful error parameters ErrRef.  The error control 
parameters, ErrRef, are reduced from the default values of 1010cm-3 to 107cm-3 for 
electrons and 104cm-3 for holes in order to accurately track electron and hole 
concentrations [32].  
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Math{ 
   Extrapolate 
   Digits = 5 
   Notdamped=50 
   Iterations=15 
   RelErrControl 
   ErrRef(Electron) = 1e7 
   ErrRef(Hole)     = 1e4 
} 
Code Excerpt 4: SDE Math Block [32] 
Solve Block 
The Solve block defines a sequence of solutions that will be obtained by the 
solver.  The solver starts all contacts at zero bias and ramps them to the bias conditions 
specified in the code, obtaining solutions at many different points along the way with the 
step size between points in the code.  Each solve block starts with an initial solution as 
shown in Code Excerpt 5 and builds from there.  All configurations (DC I-V, RF and gm) 
use the same initial solution. 
Poisson specifies that the initial solution of the simulation is of the Poisson 
equation only.  Next, Coupled {Poisson Electron Hole} introduces the 
continuity equations for electrons and holes and solves them fully coupled to the Poisson 
equation using the solution of the first line as the initial guess [31].  Finally, Coupled 
{Poisson Electron Hole eTemperature} solves the electron temperature 
equations fully coupled to the previously solved Poisson, electron and hole continuity 
equations.  The result of this is the initial solution for each of the simulations.   
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Solve{ 
*- Initial Solution: 
   Poisson 
   Coupled{ Poisson Electron Hole } 
   Coupled{ Poisson Electron Hole eTemperature } 
Code Excerpt 5:  SDE Initial Solution Block [32] 
Before moving on to the actual sweeps it is important to understand how SDE 
handles ranged sweeps.   Figure 35 shows an example of how SDE defines a voltage 
sweep between 0V and 5V.  The start of the sweep is always 0.0 and the end of the sweep 
is always 1.0.  So, for example, a step of 0.5 would be 2.5V and a step of 0.2 would be 
1V. 
 
Figure 35:  Voltage sweep vs. SDE step range example.  As shown above, the entire 
voltage sweep range of 0V to 5V is described in SDE as a sweep from 0.0 to 1.0. 
3.3.4  DC I-V Curve Specific Code 
The I-V curve data is generated using two separate sections of code.  In the first 
piece, shown in Code Excerpt 6, Vg is ramped down to Vgmin and then up to Vgmax.  
For this research Vgmin = -5V and Vgmax = 1V to match the gate voltage range 
measured at AFRL.  
A fully coupled method for the self-consistent solution of Poisson, electron/hole 
continuity equations and electron temperature equations is completed at each step.  
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Quasistationary means that steady state or ‘equilibrium’ solutions will be 
calculated for each step of the simulation.  The initial step size is specified as 10-2 and, 
assuming that the solution converges at that step size, the next step size will be 1.25x10-2.  
If the solution does not converge at that step size then the simulation will automatically 
rerun again at 0.5 × 10-2 and if it still does not converge the step size will continue to 
decrease until either it does converge or it hits the Minstep size of 10-5. 
   Quasistationary( 
      InitialStep=1e-2 Increment=1.25 
      Minstep=1e-5 MaxStep=0.2  
      Goal{ Name="gate"  Voltage= @Vgmin@ } 
   ){ Coupled{ Poisson Electron Hole eTemperature } } 
 
   Quasistationary( 
      InitialStep=1e-3 Increment=1.2 
      Minstep=1e-5 MaxStep=0.2  
      Goal{ Name="gate"  Voltage= @Vgmax@ } 
   ){ Coupled{ Poisson Electron Hole eTemperature } 
 
Code Excerpt 6:  Gate voltage sweep for I-V curves.  First the gate voltage is ramped 
down to Vgmin and then it is ramped up to Vgmax.  Extraneous code such as file loads 
and saves are not shown [32]. 
Once the Vg sweep is complete Vds is swept for each gate voltage specified in 
SWB as shown in Code Excerpt 7.  i is an index that is incremented from 0 to IdVd, 
which is the number of curves that are desired.  In this case we want 7 curves, one at each 
gate voltage integer interval from 1V to -5V.  Vds is swept from 0V to 20V to match the 
range of the measured data.  CurrentPlot tells SDE to break the sweep down into 2 
sections: one from 0 to 0.25, which is where the rapidly changing linear region of the 
curve should be located, with 15 intervals, and the other from 0.25 to 1, also with 15 
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intervals, which needs less fidelity due to the slowly changing drain current in that 
region.  
*- Vd sweeps  
 ( 
  for { set i 0 } { $i < @IdVd@ } { incr i } { 
      Quasistationary(  
      InitialStep=1e-3 Increment=1.5  
      MinStep=1e-5 MaxStep=0.05  
      Goal \{ Name=\"drain\" Voltage= @Vd@ \} 
    )\{ Coupled \{ Poisson Electron Hole eTemperature \} 
        CurrentPlot( Time=(Range=(0 0.25) Intervals=15;  
                           Range=(0.25 1) Intervals=15) ) 
   \}" 
  } 
) 
Code Excerpt 7:  Drain voltage sweeps for I-V curves.  The sweep is run for each gate 
voltage that was used in the previous section.  Extraneous code such as file loads and 
saves are not shown [32]. 
Transconductance (gm) Specific Code 
The transconductance simulation as shown in Code Excerpt 8 runs much like the 
DC I-V curve simulation.  After the initial solutions are determined (Code Excerpt 5) Vg 
is ramped up to Vgmax and Vds is ramped up to the desired drain voltage which in this 
case is 28V.  Once Vg and Vds have reached the target voltages Vg is ramped down to 
Vgmin while Vds is kept at 28V.  This results in data for an Id/Vg curve that is then 
differentiated to develop the gm curve.   
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*- Gate/Drain ramping to IdVg starting point: 
   Quasistationary( 
      InitialStep=5e-2 Increment=1.25 
      Minstep=1e-5 MaxStep=0.2  
      Goal{ Name="drain" Voltage=  @Vd@ } 
      Goal{ Name="gate"  Voltage=  @Vgmax@ } 
   ){ Coupled{ Poisson Electron Hole eTemperature } } 
 
*- IdVg sweep: 
   Quasistationary( 
      InitialStep=5e-3 Increment=1.25 
      Minstep=1e-5 MaxStep=0.025  
      Goal{ Name="gate" Voltage= @Vgmin@ } 
      DoZero 
   ){ Coupled{ Poisson Electron Hole eTemperature } 
    
   } 
Code Excerpt 8:  Gate and drain voltage sweeps for finding transconductance.  First Vg 
and Vds are ramped up and then Vg is ramped down to Vgmin while Vds is held at 28V.  
Extraneous code such as file loads and saves are not shown [32]. 
RF Simulation Specific Code 
The RF simulation follows the same biasing and sweeping scheme of the 
transconductance simulation.  At equidistant bias points a small signal analysis is 
performed over the frequency range 1 GHz to 26 GHz and all of the admittances and 
capacitances for all combinations of contacts are stored in the matrix of y-parameters.   
In order to accomplish the RF simulation a mixed mode environment is necessary, 
meaning that instead of simulating the isolated device it is embedded in an external 
circuit [32].  A two port network is configured as shown in Figure 36 with voltage 
sources connected to the gate (port 1) and drain (port 2) contacts with the source 
grounded.  
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Figure 36:  Two-port network configuration for RF simulation of the HEMT [32]. 
Code Excerpt 8 is similar to the other simulations.  Vg  is ramped down to Vgmin 
(-5V) and Vds is ramped up to 10V once the initial solutions are determined (from Code 
Excerpt 4).  Once the target voltages are reached Vg is ramped up to Vgmax (1V).  
ACCoupled sweeps the frequency from 1-26GHz in 1GHz increments at each Vg and 
creates the Y-Matrix based on the resulting data.  
*- Ramping Gate to starting operating point: 
   Quasistationary( 
      InitialStep=0.01 Increment=1.4 
      MinStep=1e-6 MaxStep=0.25     
      Goal{ Parameter=vg.dc Voltage= @Vgmin@ } 
      Goal{ Parameter=vd.dc Voltage= @Vd@ } 
  ){ _Hydro3_ } 
 
*- AC analysis 
   Quasistationary( 
      InitialStep=0.1 Increment=1.25 
      MinStep=1e-6 MaxStep=0.5 
      DoZero 
      Goal{ Parameter=vg.dc Voltage=@Vgmax@ } 
   ){ ACCoupled(  
        StartFrequency= 1e9 EndFrequency= 2.6e10 
        NumberOfPoints= 26 Linear 
        Node(1 2) Exclude(vg vd)  
        ACCompute( Time=(Range=(0 1) Intervals=20) ) 
      ){ Poisson Electron Hole } 
    
Code Excerpt 9:  Gate voltage is ramped down to Vgmin (-5V) and Vds is ramped up to 
the required voltage, 10V in this case.  Once they reach their target voltage Vg is ramped 
to Vgmax (1V) with an AC frequency sweep from 1-26GHz in 1GHz increments at each 
gate bias point.  Extraneous code such as file loads and saves is not shown [32]. 
 61 
The resulting y-matrix is post-processed in Inspect®, which is the Synopsys 2-D 
data analysis package.  Inspect®  uses built-in routines to convert the y-matrix to the four 
desired S-parameters.  The Inspect®  routine uses standard Y-S conversion expressions to 
complete the transformation, which are readily available in any microwave engineering 
text book such as [5].  
3.4  Modifications to the Model 
This research started out using an existing AlGaN/GaN HEMT model that was 
developed by AFRL.  Though it was extremely helpful to have an existing model which, 
saved an immeasurable amount of time, there were several modifications that were 
needed in order to make it more suitable for this task.  Many hours were spent modifying 
the code to properly accept the required parameter variations but unfortunately without 
reprinting the structure file it’s not possible to describe these changes clearly to the 
reader. 
One area of significant modification deals with the interface charge.  The output 
current of the device is strongly impacted by the carrier concentration at the AlGaN/GaN 
interface (the last entry in Code Excerpt 3), as that is where the 2DEG is located.  When 
the device was first simulated it was found that Ids was too high at all Vg values when 
compared to the family of measured curves as shown in Figure 37.   
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Figure 37:  Nominal simulated I-V curves without the charge fitting factor included 
clearly showing that simulated Ids is too high for all Vg. 
A fitting factor (red text in Code Excerpt 3) was chosen using the plot generated 
in Figure 38.  The light gray curves are the measured curves for Vg = 1V for a single 
wafer while the colored curves are simulation results for the nominal device with Vg = 1V 
for a charge fitting factor of 0.80 to 1.1.  Using a visual assessment of which curve was 
the most “in family” it was determined that a 0.93 charge factor provided the best overall 
fit.  Complete I-V curves with the charge fitting factor implemented can be seen in Figure 
59.  Though the curves for Vg = -1 to 1V are much closer than those seen in Figure 37, 
Vg = -4 to -2V are still not as accurate as hoped.  This is due to the nature of the measured 
data where the I-V curves are not evenly spaced at higher Vg but the simulated curves are 
evenly spaced.  The reason for this behavior in the measured data is not known and the 
discrepancy between the simulated and measured curves cannot be explained by this 
researcher.  The simulated curves still suit their purpose in being able to demonstrate 
output changes based on parameter variance though. 
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Figure 38:  Simulated Vg = 1V I-V curves for varying charge fitting factors plotted over 
measured curves. A charge fitting factor of 0.93 was chosen visually as the best fit. 
Another area where AFRL’s code was modified was in the SDE file.  The 
simulation settings used by AFRL were very “brute force” and didn’t use some useful 
features of the TCAD software package.  Synopsys published a DC and RF HEMT 
characterization template that used some of the more advanced features available in the 
software.  Many hours were spent combining the AFRL structure and physics blocks with 
the Synopsys DC and RF solve blocks and Inspect scripts.  This resulted in a far more 
robust simulation environment where key operating parameters such as |h21|, ft, fmax, gm, 
and threshold voltage could be easily extracted.  Due to the complexity of the software, 
this took much more time than originally estimated as significant time was spent to 
achieve successful simulations with the new combined code. 
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3.5  Chapter Summary 
This chapter began with a description of the nominal wafer including general 
dimensions of some key parameters as well as a description of the epilayer 
characterization that was provided by AFRL/RYDD.  The process of collecting the DC 
and RF measured data was described along with the equipment that was used to do so.  A 
general overview of how TCAD operates was provided as well as the process flow used 
in the simulations that were run for this thesis.  The 2-D model was described followed 
by a detailed breakdown of the SDE file and its associated physics (where not limited by 
proprietary prohibitions).  The chapter closed with an explanation of several areas where 
the AFRL provided code was modified for this research. 
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Chapter 4.  Analysis and Results 
4.1  Chapter Overview 
This chapter presents the experimental and simulated data that were collected 
during this research.  First, wafer plots are presented that show actual epilayer 
characteristics and DC/RF performance trends across each wafer for a device designed 
with a nominal Lg of 0.5μm.  Next, the TCAD model that was developed for this research 
is presented and explored to demonstrate that device physics are represented correctly.  
Then experimental data is used to validate the TCAD model and confirm that it behaves 
as expected followed by simulation results that show the direct effect of individually 
varying the three parameters of interest ± 5% from the nominal.  Finally, the measured 
DC/RF data from the 0.5μm device is compared with data collected from 0.9μm Lg 
devices on the same wafers to attempt to attribute performance differences to geometry 
differences (such as variation of  Lg, source/drain spacing, field plate design etc…) or 
epilayer variations (such as layer thicknesses, Al%, growth quality etc…).  
4.2  Experimental Data 
4.2.1  Wafer Epilayer Data 
 Wafer epilayer characterization was completed by AFRL with the results 
provided to me for this research in *.JMP file format which was processed and analyzed 
using JMP version 6.0 statistical software at AFIT.  The provided data was collected at 
specific sites on each wafer and was then interpolated in JMP to produce the full wafer 
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contours.  There are 5 pieces of the available epidata that are of interest: 1) Al%, 2) 
AlGaN thickness, 3) ns, 4) sheet resistance (Rsh) and 5) electron mobility (μ). 
1) Al% 
Al% measurements were only taken at 3 sites on each wafer and show the trend 
from the bottom (yLoc = -3) to the top (yLoc = 3) in Figure 39.  The variation across 
each of the wafers follows a slightly different trend but generally each wafer has a lower 
Al% at the top than at the bottom with the maximum across all wafers being 0.2654 and 
the lowest being 0.2475. 
 
Figure 39:  Al% as a function of yLoc with yLoc = -3 the bottom and yLoc = 3 the top of 
the wafer. 
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2) AlGaN Thickness 
Figure 40 shows contour plots of the AlGaN layer thickness (including the thin 
GaN cap) across each wafer.  Data was collected at 9 discrete sites across each wafer and 
then interpolated using JMP to create the contours in Figure 40.  There is a clear trend 
across all three wafers where the AlGaN layer thickness decreases as you move from top 
to bottom, possibly due to thermal variation across the susceptor, with the minimum 
measured thickness being 235.3 Å and the maximum measured thickness being 248.4 Å.  
 
Figure 40:  Contour plots of dAlGaN, including the GaN cap, (in Å) across each of the 3 
wafers.  There is a trend of decreasing thickness across the wafers from top to bottom. 
3) Sheet Carrier Concentration at the 2DEG (ns) 
Figure 41 shows contour plots of the sheet carrier concentration at the 2DEG 
across each wafer.  Data was collected at 9 discrete sites across each wafer and then 
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interpolated using JMP to create the contours in Figure 41.  There is no noticeable trend 
across any of the wafers.  The minimum measured ns being 8.3 x 1012 cm-2 and the 
maximum measured ns being 1.06 x 1013 cm-2. 
 
Figure 41:  Sheet carrier concentration (cm-2) across each wafer measured using the 
Hall effect at room temperature.  There is no noticeable trend across the wafers for ns. 
4) Sheet Resistance (Rsh) 
Figure 42 shows contour plots of the sheet resistance across each wafer. Data was 
collected at 9 discrete sites across each wafer and then interpolated using JMP to create 
the contours in Figure 42.  There is a noticeable trend across all three wafers showing Rsh 
decreasing from top to bottom.  The minimum measured Rsh being 383.6  Ω/ and the 
maximum measured Rsh being 416.4 Ω/. 
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Figure 42:  Sheet resistance (Ω/) plotted across the three wafers.  There is a clear trend 
showing Rsh changing from high to low from the top to bottom of the wafer. 
5) Electron Mobility (μ) 
Electron mobility was not measured directly but was calculated using  
 1
sh sqR n
μ = . (31) 
The trend across all three wafers is not the same.  Wafers 1 and 2 display increasing 
mobility when moving from the top left to bottom right areas while wafer 3 shows 
increasing mobility from the top right to bottom left areas.   
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Figure 43:  Electron mobility contour plots for all three wafers.  Wafers 1 and 2 show the 
trend of increasing mobility from the top left to bottom right areas of the wafer while 
wafer 3 increases from the upper right to lower left areas. 
4.2.2  Wafer DC/RF Performance Plots 
These plots are generated in Matlab using the DC and RF data from the Cascade 
Microtech 12000 probe station.  They allow us to quickly visualize performance trends 
across wafers, if there are any, by using a gradient and grid system to represent each 
measured device.  The coordinate system used by the Cascade probe station is slightly 
different than the one used to collect the epidata.  Figure 44 directly correlates the epidata 
coordinate system with the Cascade coordinate system.  For example, device (-1,-2) in 
the epidata is device (3,2) in the Cascade data.   
 71 
There are 5 performance trend plots presented here for wafers 1 and 3 (wafer #2 
was returned to the manufacturer before data could be collected on the 0.5 μm devices): 
1)  Imax , 2)  gmpeak (maximum transconductance), 3)  Vgmp (Vg at gmpeak), 4)  ft at Vgmp and 
5)  fmax at Vgmp.  A wafer plot legend is provided in Figure 45 which explains how to read 
the data collected by the Cascade probe station. 
 
Figure 44:  Plot showing how the epidata coordinate system (-3 to 3) correlates to the 
coordinate system used for the Cascade probe station (1 to 7) 
 
Figure 45:  Wafer plot legend explaining how to read the data collect by the Cacscade 
probe station 
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1)  Imax 
Figure 46 shows the wafer plot of Imax for both wafers.  There is a clear trend seen 
on both wafers with the lowest Imax being found in the upper left corner of the wafer and 
the highest Imax found in the lower left corner.   
 
Figure 46:  Imax wafer plots for wafers 1 and 3.  There is a clear trend showing Imax 
increasing from the top left to bottom right corners on both wafers.  Wafer 3 has a 
slightly higher average Imax than wafer 1. 
2)  gmpeak (Maximum Transconductance) 
Figure 47 shows the wafer plot of gmpeak for both wafers.  There isn’t a strong 
trend shown but both wafers do show an increase in gmpeak from right to left.  Average 
gmpeak is much higher on wafer 1 than on wafer 3. 
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Figure 47: gmpeak wafer plots for wafers 1 and 3.  There is no strong trend here, though 
gmpeak does seem to be higher on the left half than on the right. 
3)  Vgmp 
Figure 48 shows the wafer plot of Vgmp (Vg at gmpeak) for both wafers.  Though 
wafer 1 shows a trend of increasing Vgmp from bottom right to upper left closer inspection 
reveals that both wafers have a very consistent average value near -3.5V for Vg at 
maximum transconductance.  
4)  fT (Unity Current Gain) 
Figure 49 shows the wafer plots of fT for both wafers.  fT varies greatly across both 
wafers with wafer 1 showing cutoff frequencies ranging between 18 and 24 GHz and 
wafer 3 showing cutoff frequencies ranging between 20.5 and 23.5 GHz.  There is no 
noticeable trend seen across wafer 3 and only a slight trend of fT increasing from top to 
bottom on wafer 1. 
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Figure 48: Vgmp wafer plots for wafers 1 and 3.  Vgmp is fairly consistent across both 
wafers. 
 
Figure 49:  ft wafer plot for wafers 1 and 3.  ft varies greatly across both wafers but there 
is no noticeable trend. 
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5)  fmax (Unity Power Gain) 
Figure 50 shows the wafer plots of fmax for both wafers.  There is no noticeable 
trend seen across either wafer with average fmax for both wafers at 22 GHz.  In typical 
applications fmax is considerably higher than ft but in this case it is almost equal.  This 
device is a power HEMT which utilizes a large field plate which causes the electric field 
to decrease and spread out between the gate and drain which in turn allows a higher 
breakdown voltage.  The downside to this is that the gate to drain capacitance (Cgd) 
increases dramatically which causes fmax to decrease as explained in section 2.2.3.  
 
Figure 50:  fmax wafer plots for wafers 1 and 3.  fmax is fairly consistent across both wafers 
with no noticeable trends. 
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4.3  TCAD Model Behavior 
Due to the proprietary nature of the investigated device, exact geometry and 
dimensions cannot be revealed in the graphical representations of the device generated 
from the output of TCAD.  Images taken from the simulations are magnified to mask the 
exact dimensions of the device.  Any requests for more detailed images of device 
geometry should be made directly to AFRL/RYDD management. 
Figure 51 shows an SEM image of the region of interest in one of the devices 
while Figure 52 shows the same region in the modeled device.  There are layers of 
silicon-nitride on top of the cap layer as well as an AlN layer on top of the SiC substrate 
as described earlier but they are not of interest for these simulations.  The primary areas 
of interest are the GaN cap, AlGaN barrier and the top portion of the GaN buffer as that 
is where the conducting channel is located.  
 
Figure 51:  SEM image of the region of interest on a representative experimental device.  
Provided by AFRL/RYDD. 
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Figure 52:  Structure as modeled in TCAD.  Only regions of interest are shown.  Device 
width to height aspect ratio in the image is not 1:1in order to mask the true structure of 
this proprietary device.  
Once the nominal model was constructed in TCAD, a simulation was run to see 
how the modeled device behaved under the initial conditions of Vg = 0V and Vds = 0V.  
Pictured in Figure 53 is the energy band diagram through the device as calculated by 
TCAD.  The band diagram is shown directly beneath the center of the gate contact.  The 
bands appear as expected based on the device configuration and structure.  Starting at the 
gate contact and moving into the wafer, the GaN cap/bulk layers show a band gap of 3.4 
eV and the AlGaN barrier layer shows a band gap of 3.93 eV, which is accurate for an 
Al% of 0.25 based on Figure 9.   
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Figure 53:  Energy band diagram at Vg and Vds at 0V.  Bandgap values are as expected 
and are supported by Figure 9.  In this plot EF is at the 0 reference.  
Figure 54 and Figure 55 show the carrier distribution throughout the device.  The 
channel is clearly visible in the GaN bulk at the heterointerface as expected.  Carrier 
concentrations over 1021 cm-3 are found at the peak of the 2DEG but it quickly decreases 
to a negligible amount as we move away from the interface.  There is a high density of 
carriers shown inside the source and drain contacts.  These regions were n-type doped at 
1017 cm-3 to ensure a good ohmic contact solely for the simulations and are not part of the 
actual device design.  The classical model for carrier distribution was used for these 
simulations versus the more accurate quantum mechanical model for several reasons.  
The quantum mechanical model is much more computationally intensive than the 
classical model and also makes the simulations much more unstable which can cause 
significant convergence issues.  The classical model, combined with the interface charge 
fitting factor discussed in chapter 3, provides sufficient accuracy for the purposes of this 
research. 
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Figure 54:  2-D carrier density plot with Vg and Vds at 0V on a logarithmic scale.  The 
channel is clearly visible at the heterointerface as expected due to piezo-induced carriers 
from the AlGaN/GaN material system.  The vertical spikes shown on either side of the 
gate are an artifact of finer mesh resolution at those locations. 
 
Figure 55:  1-D carrier density (calculated using the classical method) plot directly 
underneath the gate contact at zero-bias.  The highest density of carriers is found in the 
2DEG at the heterointerface as expected. 
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Model behavior was recorded while Vg was swept over the range 0 to -5V and Vds 
stayed at 0V (shown in Figure 56 and Figure 57).  Under these conditions as Vg  becomes 
more negative Ec increases relative to EF, the channel is depleted of carriers directly 
beneath the gate and the device is pinched-off when Vg = -5V.  
 
Figure 56:  Conduction band energy (Ec) behavior over the range of Vg from 0V to -5V 
with EF at the 0 reference. 
 
Figure 57:  Channel depletion under the gate occurring over the range 0 to -5V Vg. 
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The results presented in Figures 52-58 demonstrate that the model behaves as 
expected.  The energy band diagram is shaped correctly and the carriers are distributed 
appropriately throughout the material.  The device is properly pinched off as Vg goes 
more negative.  Next the simulated DC and RF data was compared to the measured data 
collected at AFRL/RYDD to validate that the device model accurately predicts “real life” 
device output.  
4.4  Measured Data vs. Optimal Simulation Data 
4.4.1  DC I-V Curves 
I-V curve data was collected at AFRL for all devices on each wafer.  Figure 58 
shows all of the I-V curves for one wafer (36 devices) plotted together.  Both wafers have 
similar I-V plots.  These are plotted together to show the range over which the magnitude 
of Ids can vary from device to device on the same wafer for the same Vds and Vgs 
combination.  Figure 59 shows the I-V curves collected from a simulation of a single 
device with nominal values of Lg = 0.5 μm, dAlGaN = 225 Å and Al% = 0.25 used.  The 
simulated curves are generally within the family of the measured curves and as such they 
are suitable for determining the performance trends that result from variations in Lg, 
dAlGaN and Al%. 
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Figure 58:  I-V curves from one wafer collected at AFRL (Wafer #1). 
 
Figure 59:  Nominal device model I-V simulation results overlaid on the Wafer #1 I-V 
plot.  The simulated data matches the measured data closely enough to accurately 
determine the trends as key device parameters are varied. 
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4.4.2  Transconductance 
Figure 60 shows the transconductance of all devices plotted together on a single 
plot to show the range over which gm varies on a single wafer.  Transconductance was 
measured at Vds = 28V for these devices.  Maximum gm is found anywhere between -3.3 
and -3.6V Vg (Vmax) for all measured devices.  Figure 61 shows the transconductance of 
the nominal device overlaid on the measured transconductance curves.  The gm 
measurements show an unexplained drop in gm around -1V Vg on all three wafers.  This 
drop is not found in the simulated data and since optimal operation is found at Vmax the 
drop at -1V Vg is not explored in this research. 
 
Figure 60: Transconductance vs Vg measured at Vds = 28V plotted for all devices on 
Wafer #1. 
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Figure 61:  Nominal device model gm and Ids simulation results at Vds = 28V overlaid on 
the Wafer #1 gm and Ids plots.  The simulated data matches the measured data closely 
enough to accurately determine the trends as key device parameters are varied. 
4.4.3  RF Data 
RF data was measured at Vgmp for all devices.  This voltage varies from device to 
device so Vg = -3.5V was chosen as the gate voltage at which to run the nominal model 
simulations and was chosen because it was the most commonly measured Vgmp for all 
devices, ± 0.05V.   
Figure 62 is a plot of the magnitude of h21 from the nominal simulated device, 
which is the magnitude of the output current over the magnitude of the input current.  
When |h21| is equal to 1, the device has reached its current gain cutoff frequency, fT.  
Comparing the cutoff frequency of 21 GHz to Figure 49 demonstrates that the modeled 
device has the same cutoff frequency as a measured device.  
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Figure 62:  Modeled |h21| as a function of frequency.  ft is equal to the frequency at which 
the magnitude of h21 is equal to 1.  The nominal model cuts off at 21 GHz which 
compares well to Figure 49. 
Figure 63 shows a comparison between simulated and measured S21 data as 
frequency is swept starting from 1 to 26 GHz.  Measured data for all 36 devices from 
wafer #1 are shown in the figure.  The plots match very closely near 1GHz, but as the 
frequency increases the modeled behavior matches the measured data even more closely.  
Figure 64 shows the data points inside the 1.5 magnitude circle to facilitate data 
comparison at the higher frequencies.  Overall, the nominal model very closely simulates 
the measured devices at high frequencies. 
4.4.4  Overall Model Suitability 
Based on the data presented in sections 4.1 through 4.3 this TCAD model is 
suitable for determining which single parameter variation has the greatest impact on 
device performance.  Though the simulation does not produce results that are exactly the 
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same as the measured data, they are well within reasonable tolerances for determining 
device sensitivity to changes in the 3 key parameters that are studied in this research. 
 
Figure 63:  Measured S21 vs nominal simulated S21 across the full range of frequencies 1-
26GHz with Vg = Vgmp. 
 
Figure 64:  Measured S21 vs nominal simulated S21 showing the magnitude of S21 near 
unity.  The high frequency performance of the model is very close to that of the measured 
devices. 
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4.5  Parameter Variations in TCAD 
Originally the plan was to collect exact measurements for dAlGaN, Al% and Lg and 
simulate the model using those values to show that the difference between the measured 
and simulated performance could be decreased by accounting for actual variations.  
However the measured epilayer data and device geometry varied by only 0-2% which 
rendered the planned simulations irrelevant.  Throughout this section the percent change 
in the ±5% simulation results relative to the nominal simulation results is presented.  The 
percent change is calculated by 
 5% Sim Results - Nominal Sim Results *100
Nominal Sim Results
±⎛ ⎞⎜ ⎟⎝ ⎠ . (32) 
This representation of the data was chosen due to the fact that the magnitude of the 
change in the output is quite small and as a result visualization is easier using percent 
change.  
4.5.1  Barrier Thickness (dAlGaN) 
Figure 65 is a comparison plot of the I-V curves of the nominal device, the device 
with +5% dAlGaN and the device with -5% dAlGaN.  Vg was swept from -4V to 1V and Vds 
was swept from 0V to 20V.  Upon inspection, it is clear that increasing dAlGaN increases 
the output current and conversely decreasing dAlGaN decreases the output current.  This 
makes sense due to the fact that when increasing dAlGaN for a given gate bias the 2DEG 
concentration increases, which in turn increases Ids [26].   
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Figure 65:  Simulated I-V curve comparison plots for dAlGaN ± 5%. Increasing dAlGaN 
results in an increase in Ids.  
Figure 66 shows the percent change in the output current at each combination of 
Vg and Vds for the ±5% change in dAlGaN (-4V Vg is not shown because it is so close to 
pinch-off that it’s not interesting).  Clearly the biggest impact is seen at ±3V Vg with a 17 
percent increase/decrease seen in the output.  This is because the device is nearing pinch-
off, the channel is being depleted, and the 2DEG density is most sensitive to changes in 
Vg near this voltage.  
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Figure 66:  Percent change in simulated I-V data relative to the nominal case for varying 
dAlGaN at as a function of Vg from -3 to 1V.  For example, there is a 17% increase in Id at 
Vg=-3V and Vds= 5V. 
Figure 67 is a comparison plot of simulated gm versus Vg at Vds = 28V for ±5% 
dAlGaN.  There is a moderate impact seen as a higher dAlGaN  results in a lower Vgmp due to 
the thicker barrier which requires an increased electric field, and more negative Vg, to 
reach vsat which is where gmmax is found [5, 26, 33].  Figure 68 is a plot of the percent 
change of |S21| relative to the nominal model over the frequency range of 1-26 GHz.  This 
type of plot was chosen because the small variation in |S21| is not perceptible on a typical 
polar plot.  Changing dAlGaN changes results between a 0.5 and 2% change over the full 
frequency range.  Thicker dAlGaN creates a larger separation between the gate and the 
channel, resulting in a lower Cgs which translates into improved RF performance as 
shown in Figure 68.  Thinner barriers are also associated with RF current slump as well 
which reduces output current gain at high frequencies [33] 
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Figure 67:  Simulated gm plot for dAlGaN ± 5%.  As dAlGaN decreases Vgmp increases 
moderately while higher dAlGaN makes Vgmp moderately more negative. 
 
Figure 68:  Percent change in |S21| as a function of frequency and dAlGaN with Vg = Vgmp..  
The impact of the dAlGaN variation is small overall but trends as expected due to the 
change in the gate to source capacitance resulting from the change in dAlGaN . 
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Overall, changing the barrier thickness by ±5% only has a small effect on the RF 
performance of a device with this geometry.  The greatest impact is seen in the DC 
performance near pinch-off. 
4.5.2  Gate Length (Lg) 
Figure 69 is a comparison plot of the I-V curves of the nominal device, the device 
with +5% Lg and the device with -5% Lg.  Vg was swept from -4V to 1V and Vds was 
swept from 0V to 20V.  Changing Lg has a moderate effect on the DC output of this 
device.  This makes sense because changing Lg has no effect on the number of carriers in 
the channel which has the most direct effect on Ids.   
Figure 70 shows the percent change in the output current at each combination of 
Vg and Vds for the ±5% change in Lg (-4V Vg is not shown because it is so close to pinch-
off that it’s not interesting).  This presents a clearer picture of the impact of Lg on Ids than 
Figure 69.  For smaller Lg, Ids increases and, conversely for larger Lg, Id decreases.  This is 
because the resistance across the channel beneath the gate changes inversely to Lg but it is 
only a small change which is why the change in Ids is equally small.  The percent change 
flattens out at Vdssat due to the fact that Ids is not dependent on Lg when in saturation [3]. 
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Figure 69:  Simulated I-V curve comparison plots for Lg ± 5%. The change in Id is small. 
 
Figure 70:  Percent change in Id relative to nominal Id for varying Lg ± 5%. at Vg=-3 to 
1V.  The change ranges from small to moderate but does behave as expected with Id 
inversely proportional to Lg  
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Figure 71 is a comparison plot of gm over Vg simulated at Vds = 28V for ±5% 
variation in Lg.  Though the impact is slight, gmmax does trend as expected with a higher 
Lg, which increases channel length, resulting in a lower gmmax due to its dependence on 
Ids, which decreases with larger Lg  [3].  Vgmp does not change for variance in Lg.  
Finally, Figure 72 is a plot of the percent change of |S21| relative to the nominal 
model over the frequency range of 1-26 GHz.  The effect of changing Lg is moderate for 
this device geometry, showing between a 1 and 2% change over the most of the 
frequency sweep.  The trends behave as expected as |S21| is inversely proportional to Lg.  
The difference is greatest at the higher frequencies due to the increased/decreased carrier 
transit time across the channel. 
 
Figure 71:  Simulated gm plot for Lg ± 5%.  There is negligible effect on Vgmp and very 
little effect on gmmax. 
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Figure 72:  Percent change in |S21| as a function of frequency and Lg with Vg = Vgmp.  The 
impact of the Lg variation is negligible but it does trend as expected with a shorter Lg 
resulting in a higher |S21| 
Overall changing Lg by 5% changes RF performance of the device by 2% or less 
depending on the operating frequency with this geometry while the DC performance 
swings by up to 40% at Vg = -3V with maximum variance seen once Vsat is reached. 
4.5.3  Aluminum Mole Fraction (Al %) 
Figure 73 is a comparison plot of the I-V curves of the nominal device, the device 
with +5% Al% and the device with -5% Al%.  Vg was swept from -4V to 1V and Vds was 
swept from 0V to 20V.  Al% has a strong effect on the output current of this device.  This 
makes sense due to the high dependence of ns on Al% (refer to section 2.7 for details) 
which in turn creates the same dependence for Ids because Ids is proportional to ns. 
Figure 74 shows the percent change in the output current at each combination of 
Vg and Vds for the ±5% change in Al% (-4V Vg is not shown because it is so close to 
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pinch-off that it’s not interesting).  There is a large impact at all Vg with varying Al% 
with the largest impact being at Vg = 3V. 
 
Figure 73:  I-V curve comparison plots for Al% ± 5%. Increased Al% results in a large 
increase in the output current. 
 
Figure 74:  Percent change in Id/Vds relative to nominal for varying dAlGaN at Vg=-3 to 
1V.  There is a substantial change in the output current at all Vg. 
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Figure 75 is a comparison plot of gm over Vg simulated at Vds = 28V for ±5% Al%.  
Al% has a larger impact on gm than the other 2 parameters.  Vgmp changes greatly for 
variance in Al% with higher Al% resulting in lower Vgmp and higher gmmax.   
 
Figure 75:  gm comparison plot for Al% ± 5%.  There is a large effect on gm with gmmax 
being proportional to Al%. 
Finally, Figure 76 is a plot of the percent change of |S21| relative to the nominal 
model over the frequency range of 1-26 GHz.  The effect of changing the Al% is 
moderate for this device geometry, showing between a 1 and 3% change over the full 
range of the frequency sweep.  The data trends as expected, with an increase in Al% 
resulting in an increase in |S21| and a decrease in Al% resulting in a decrease in |S21| due 
to the impact of Al% on ns, explained in chapter 2, which greatly effects the output 
current of the device. 
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Figure 76:  Percent change in |S21| as a function of frequency and Al% with Vg = Vgmp. 
Data trends as expected, with an increase in Al% resulting in an increase in |S21| and a 
decrease in Al% resulting in a decrease in |S21| due to the impact of Al% on ns which 
greatly effects the output current of the device and therefore forward gain. 
Overall changing the Al% by 5% has the greatest effect on the DC performance of 
all three parameters (dAlGaN, Al%, and Lg).  The impact on the RF performance is 
comparable to that of varying dAlGaN and Lg though.   
Table 2 summarizes the impacts on device performance due to variation of each 
parameter that were presented in section 4.5. A “Large” change is defined as an output 
change greater than 9% for a parameter change of 5% and a “Moderate” change is 
defined as an output change between 2 and 9% for a parameter change of 5%.  A “Small” 
change is defined as an output change of between 0.5 and 2% for a parameter change of 
5% while a “Negligible” change is less than 0.5%. 
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Table 2:  Summary of Performance Impacts Due to Parameter Variations 
Parameter % Change DC I-V V gmp
|S21| 
1-13 GHz
|S21| 
14-26 GHz
+5% Large ↑ Moderate ↓ Small ↓ Small ↓
-5% Large ↓ Large ↑ Small ↑ Small ↑
+5% Moderate ↓ Negligible Small ↓ Moderate ↓
-5% Moderate ↑ Negligible Small ↑ Moderate ↑
+5% Large ↑ Large ↓ Moderate ↑ Moderate ↑
-5% Large ↓ Large ↑ Moderate ↓ Moderate ↓
d AlGaN
Al%
L g
 
4.6  Waferplot Comparisons 
The final section of chapter 4 is a comparison of measured data collected on a 
different device on the same wafers with a nominal Lg of 0.98 μm.  Comparing the wafer 
trend plots of the 0.5 μm Lg devices to those on the 0.98 μm Lg devices should offer 
insight into what is causing variations across the wafers.  If the same trend is seen for 
both devices then it points to variation in the epilayers being the primary cause since 
epilayers are the same for both devices.  If the same trend is not repeated then epilayer 
variation is likely not the primary cause and geometry variations should be explored. 
Figure 77 compares wafer plots for Imax and Vgmp.  There is strong agreement in 
the trends across the wafers for both devices for Imax.  The trend loosely correlates to the 
trends shown for dAlGaN and Rsh in Figure 40 and Figure 42.  Where Rsh is at its highest, 
Imax is at its lowest which makes sense due to Ohm’s law.  There is no apparent 
correlation between variation in Imax and variation in ns or μ.  These trends support the 
conclusion that variation in Imax is dominated by variation in the epilayer parameters with 
no significant impact shown for the different geometry of the devices.  There is a trend 
seen in Vgmp with the 0.9 μm devices that is not seen with the 0.5μm devices.  This could 
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indicate the 0.5 μm device is more sensitive to variations in geometry than the 0.9 μm.  
Figure 78 is a comparison of the gmpeak wafer plots which are inconclusive regarding the 
impact of geometry vs. epilayer variation. 
 
Figure 77:  Imax wafer plots from the same wafer for Lg of 0.5 and 0.9 μm.  Imax follows 
the same trends as Rsh and dAlGaN.  Vgmp shows a trend across the wafer 1 for both devices 
and the 0.9 μm on wafer 3 but not the 0.5 μm devices on wafer 3. 
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Figure 78:  gmpeak wafer plots from the same wafers for Lg of 0.5 and 0.9 μm.  There are 
no significant trends and they don’t track the measured variations in the epilayers from 
section 4.1. 
Figure 79 shows the wafer plots for fT and fmax for Lg = 0.5 μm and 0.9μm.  fT and 
fmax both show a strong trend for Lg of 0.9 μm that seem to correlate to the Rsh and dAlGaN 
epilayer measurements.  The thicker barrier and lower sheet resistance areas of the wafers 
correspond to the lower fT and fmax regions on this device.  The 0.5 μm device doesn’t 
follow these trends at all, which can only be attributed to the differences in device 
geometry. 
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Figure 79:  fT and fmax wafer plots from the same wafer for Lg of 0.5 and 0.9 μm.  The    
0.9 μm devices show clear trends across the wafer for both fT and fmax while the 0.5 μm 
device doesn’t follow these trends.  This can only be explained by the difference in device 
geometry.  
Table 3 is a summary of the wafer plot performance data.  The arrows represent 
the trend across the wafer in the direction of an increase in performance data.  For 
example, ↘ indicates data that increases from the upper left to the lower right regions. 
Table 3:  Summary of Wafer Plot Performance Data Trends 
Wafer # Device I max V gmp g mpeak f T f max
Lg = 0.5μm ↘ ↖ No Trend No Trend No Trend
Lg = 0.9 μm ↘ ↖ No Trend ↘ ↘
Lg = 0.5μm ↘ No Trend No Trend No Trend No Trend
Lg = 0.9 μm ↘ ↖ ↖ ↘ ↘
Wafer 1
Wafer 3
 
4.7  Chapter Summary 
This chapter presented all of the data collected over the course of the research for 
this thesis.  First, cross-wafer epilayer variation and measured device performance was 
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shown.  Next, the TCAD model that was used was presented and closely inspected to 
ensure that it behaved properly based on the physics of the device structure which was 
followed by validation of the performance of the simulated device through comparison to 
the measured data.  Once performance was shown to be accurate, three device 
parameters, dAlGaN, Lg and Al%, were varied individually by ±5% and the simulated data 
was presented and analyzed.  Finally, wafer performance plots for a device with a 
nominal Lg of 0.9 μm were compared to the wafer plots for the 0.5 μm devices and 
epilayer contour plots to attribute performance trends to geometry or epilayer variation. 
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5.  Conclusions and Recommendations 
5.1  Research Summary 
Key device performance parameters are susceptible to variation in the wafer 
growth and device fabrication processes.  The goal of this thesis was to determine the 
impact of variations in 3 of the key parameters of an AlGaN/GaN HEMT:  1) dAlGaN, 2) 
Al% and 3) Lg on final device performance. 
Supporting concepts were discussed in chapter 2 starting with the RF figures of 
merit which are used to determine device performance at high frequencies followed by a 
discussion on the basics of heterostructure and HEMT device physics in which the key 
take-away from that section was that the sheet carrier density (ns) and channel mobility 
(μ) are key device characteristics to consider when designing a HEMT.  Next, the 
AlGaN/GaN HEMT structure was presented along with GaN material characteristics.  
GaN is proven to be well suited for high power / high frequency applications due to its 
high breakdown voltage and high saturation velocity.  An analytical method was explored 
for determining polarization induced ns as a function of Al% and dAlGaN for an undoped 
AlGaN/GaN heterostructure.  It was shown that an AlGaN/GaN heterojunction forms a 
2DEG with an ns upwards of 1012 cm2 for undoped structures.  Finally, the MOCVD 
growth process for AlGaN/GaN wafers were discussed in detail with the chapter closing 
out on the difficulties of working with GaN. 
The thesis methodology was covered in chapter 3 beginning with descriptions of 
the wafers used for the experimental data followed by the performance data acquisition 
technique used at AFRL/RYDD to collect the DC and RF measurements.  The TCAD 
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software package was described with a brief explanation of some of the key equations 
(Poissons, continuity equations etc…) that are solved by the simulator to determine 
device behavior.  The device model was discussed including a detailed breakdown of key 
pieces of the Sentaurus Device simulation file.  Finally, the method used to compare the 
simulated data across varied parameters was discussed.  
Chapter 4 presented all of the data that was collected for this thesis.  First, key 
pieces of wafer epilayer data was presented on all wafers with some parameters (dAlGaN 
and Rsh) showing trends across the wafers while others (ns and μ) did not.  Wafer plots of 
the available DC and RF data were shown and correlated to the wafer epilayer data where 
possible.  Next, the behavior of the TCAD model was explored in detail and validated 
using the measured data in order to prove that it is representative of the experimental 
device.  DC and RF simulation results from the variation of the parameters of interest 
were compared and contrasted.  It was found that a ± 5% variation in any of the 3 
parameters individually did not significantly impact the RF performance of this particular 
device structure.  Al% and dAlGaN variance had a significant impact on the DC 
performance of the device though.  Finally, a comparison was made between the cross 
wafer performance of the Lg = 0.5 μm nominal device and a device with a nominal         
Lg = 0.9 μm from the same wafers.  This comparison allowed us to attribute performance 
variations across the wafer to epilayer variation or device geometry variation.  
5.2  Conclusions of Research 
The simulations showed the effects of varying the individual parameters for the  
Lg = 0.5 µm device.  Varying the Al% had the most pronounced effect on the DC output 
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of the device with over a 40% variance in the output around Vgmp of -3V.  Al% also had 
the largest effect on Vgmp.  Varying dAlGaN had a significant effect on the DC performance 
of the device near Vgmp as well, though the effect on gm was not as pronounced.  Finally, 
varying Lg had a moderate effect on both the DC performance and a negligible effect on 
gm.  Surprisingly, none of these parameters showed a large effect on the simulated |S21| of 
this device.  This is supported by the measured data which shows very consistent S-
parameters across each wafer. 
There is a definite difference in the variance seen across the wafer plots for the 2 
devices.  The measured data showed more consistent trends in variation across the wafer 
for the nominal Lg = 0.9 µm device than the 0.5 µm Lg.  This is likely attributed to more 
than just the change in nominal Lg  These devices have other differences including larger 
source to drain spacing on the smaller 0.5 µm device as well as a much larger field plate 
to increase the breakdown voltage.  This results in a very high gate capacitance that may 
over power the other reactances within the device causing the measured S-parameters to 
only show minimal variance across the wafer.  Unfortunately, due to time constraints a 
TCAD model was not developed to simulate the Lg = 0.9 µm device to test this theory.  
Based on the simulated and measured data, it was determined that the 3 key 
parameters studied in this research are insufficient on their own to explain the variance in 
performance across a single wafer.  Lg varies negligibly across single wafers as measured 
by AFRL/RYDD so, at least for these devices, Lg can be ruled out as a significant 
contributing factor to performance variance.  Although the Al% simulations showed 
significant impacts on the DC performance of the simulated device the provided epidata 
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only provides the Al% at 3 distinct points on each wafer which prevents me from 
attributing any cross wafer trends to variation in Al% with any certainty.  Finally, 
variance in dAlGaN epidata trends closely with several of the wafer plots for the 0.9 µm 
device, but unfortunately they do not trend close enough to the 0.5µm wafer plots to be 
able attribute measured variations in those devices directly to dAlGaN. 
5.3  Recommendations for Future Research 
There are several areas for future research resulting from this study.  The first area 
would be to develop a more robust TCAD model that could readily accept a wider range 
of parameter variations.  The current model is very rigid and can only handle variations 
over limited ranges for the few parameters that were addressed in this research.  A more 
robust model would readily allow variation of other layers and geometries and would be 
useful for investigating the effect of multiple parameter variations at the same time, 
which would be more true to life because an actual device has variations in many 
different parameters.  Other parameters that may be of interest are variations in the SiN 
passivation layer, GaN cap layer, source/gate/drain spacing, and variations in the design 
of the field plate. 
A more ambitious follow-on project would be to use Sentaurus Ligament and 
Sentaurus Process to model the actual fabrication process for this AlGaN/GaN HEMT.  
Ligament would be used for designing mask layouts and setting up the fabrication 
process while Process would be used for simulating the actual fabrication.  This would 
require a complete rebuild of the device model because the current model is built using 
discrete points in Structure Editor, bypassing Sentaurus Process all together, thereby not 
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needing any sort of mask design or fabrication process definitions.  With GaN still being 
a relatively new material this would require substantial work due to the fact that the built 
in process data in TCAD is mostly for Si and GaAs and would require the researcher to 
create process data from scratch or data from epilayer growers and in-house or industry 
fabrication processes.  
In addition, a future researcher could take a complete AlGaN/GaN HEMT TCAD 
model and export the final device into a SPICE circuit simulation to investigate the 
system level impacts of variations in these devices.  These simulation results could be 
compared to actual measured circuit performance when available.   
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